

K4S56163LC-R(B)L/N/P

CMOS SDRAM

**16Mx16
SDRAM 54CSP
(VDD/VDDQ 2.5V/1.8V or 2.5V/2.5V)**

Revision 1.4

December. 2002



Rev. 1.4 Dec. 2002

4M x 16Bit x 4 Banks Mobile SDRAM in 54CSP**FEATURES**

- 2.5V power supply.
- LVC MOS compatible with multiplexed address.
- Four banks operation.
- MRS cycle with address key programs.
 - CAS latency (1 & 2 & 3).
 - Burst length (1, 2, 4, 8 & Full page).
 - Burst type (Sequential & Interleave).
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking.
- Auto refresh.
- 64ms refresh period (8K cycle).
- Commercial Temperature Operation(-25°C~70°C).
- Extended Temperature Operation(-25°C~85°C).
- Industrial Temperature Operation (-40°C ~ 85°C).
- 54balls CSP (-RXXX - Pb, -BXXX - Pb Free)

GENERAL DESCRIPTION

The K4S56163LC is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,196,304 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S56163LC-R(B)L/N/P75	133MHz(CL=3) 105MHz(CL=2)	LVC MOS	54 CSP Pb (Pb Free)
K4S56163LC-R(B)L/N/P1H	105MHz(CL=2)		
K4S56163LC-R(B)L/N/P1L	105MHz(CL=3) ^{*1}		
K4S56163LC-R(B)L/N/P15	66MHz(CL=2/3) ^{*2}		


-R(B)L ; Low Power, Operating Temperature ; -25°C~70°C.

-R(B)N ; Low Power, Operating Temperature ; -25°C~85°C.

-R(B)P : Low Power, Operating Temperature ; -40°C ~ 85°C.


Notes :

1. In case of 40MHz Frequency, CL1 can be supported.
2. In case of 33MHz Frequency, CL1 can be supported.

FUNCTIONAL BLOCK DIAGRAM


* Samsung Electronics reserves the right to change products or specification without notice.

Package Dimension and Pin Configuration

< Bottom View ^{*1} >< Top View ^{*2} >

54Ball(6x9) CSP						
	1	2	3	7	8	9
A	Vss	DQ15	VSSQ	VDDQ	DQ0	VDD
B	DQ14	DQ13	VDDQ	VSSQ	DQ2	DQ1
C	DQ12	DQ11	VSSQ	VDDQ	DQ4	DQ3
D	DQ10	DQ9	VDDQ	VSSQ	DQ6	DQ5
E	DQ8	NC	Vss	VDD	LDQM	DQ7
F	UDQM	CLK	CKE	CAS	RAS	WE
G	A12	A11	A9	BA0	BA1	CS
H	A8	A7	A6	A0	A1	A10
J	Vss	A5	A4	A3	A2	VDD


*2: Top View



*1: Bottom View

< Top View ^{*2} >

#A1 Ball Origin Indicator



Pin Name	Pin Function
CLK	System Clock
<u>CS</u>	Chip Select
CKE	Clock Enable
A ₀ ~ A ₁₂	Address
BA ₀ ~ BA ₁	Bank Select Address
<u>RAS</u>	Row Address Strobe
<u>CAS</u>	Column Address Strobe
<u>WE</u>	Write Enable
L(U)DQM	Data Input/Output Mask
DQ ₀ ~ 15	Data Input/Output
VDD/Vss	Power Supply/Ground
VDDQ/VSSQ	Data Output Power/Ground

[Unit:mm]

Symbol	Min	Typ	Max
A	0.90	0.95	1.00
A ₁	0.30	0.35	0.40
E	-	8.10	-
E ₁	-	6.40	-
D	-	15.10	-
D ₁	-	6.40	-
e	-	0.80	-
b	0.40	0.45	0.50
z	-	-	0.10

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 ~ 3.6	V
Voltage on V _{DD} supply relative to Vss	V _{DD} , V _{DDQ}	-1.0 ~ 3.6	V
Storage temperature	T _{TG}	-55 ~ +150	°C
Power dissipation	P _D	1	W
Short circuit current	I _{OS}	50	mA

Notes :

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = Commercial, Extended, Industrial Temperature)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V _{DD}	2.3	2.5	2.7	V	
	V _{DDQ}	1.65	-	2.7	V	
Input logic high voltage	V _{IH}	0.8 x V _{DDQ}	-	V _{DDQ} + 0.3	V	1
Input logic low voltage	V _{IL}	-0.3	0	0.3	V	2
Output logic high voltage	V _{OH}	V _{DDQ} - 0.2	-	-	V	I _{OH} = -0.1mA
Output logic low voltage	V _{OL}	-	-	0.2	V	I _{OL} = 0.1mA
Input leakage current	I _{LI}	-10	-	10	uA	3

Notes :

1. V_{IH} (max) = 3.0V AC. The overshoot voltage duration is ≤ 3ns.
2. V_{IL} (min) = -1.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ V_{IN} ≤ V_{DDQ}.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
4. Dout is disabled, 0V ≤ V_{OUT} ≤ V_{DDQ}.

CAPACITANCE (V_{DD} = 2.5V, TA = 23°C, f = 1MHz, V_{REF} = 0.9V ± 50 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	C _{CLK}	2.0	4.0	pF	
RAS, CAS, WE, CS, CKE, DQM	C _{IN}	2.0	4.0	pF	
Address	C _{ADD}	2.0	4.0	pF	
DQ ₀ ~ DQ ₁₅	C _{OUT}	3.5	6.0	pF	

DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA =Commercial, Extended, Industrial Temperature)


Parameter	Symbol	Test Condition	Version				Unit	Note
			-75	-1H	-1L	-15		
Operating Current (One Bank Active)	Icc1	Burst length = 1 t _{RC} ≥ t _{RC(min)} I _O = 0 mA	75	70	65	60	mA	1, 3
Precharge Standby Current in power-down mode	Icc2P	CKE ≤ V _{IL(max)} , t _{CC} = 10ns	0.5				mA	
	Icc2PS	CKE & CLK ≤ V _{IL(max)} , t _{CC} = ∞	0.5					
Precharge Standby Current in non power-down mode	Icc2N	CKE ≥ V _{IH(min)} , CS ≥ V _{IH(min)} , t _{CC} = 10ns Input signals are changed one time during 20ns	15				mA	
	Icc2NS	CKE ≥ V _{IH(min)} , CLK ≤ V _{IL(max)} , t _{CC} = ∞ Input signals are stable	10					
Active Standby Current in power-down mode	Icc3P	CKE ≤ V _{IL(max)} , t _{CC} = 10ns	6				mA	
	Icc3PS	CKE & CLK ≤ V _{IL(max)} , t _{CC} = ∞	6					
Active Standby Current in non power-down mode (One Bank Active)	Icc3N	CKE ≥ V _{IH(min)} , CS ≥ V _{IH(min)} , t _{CC} = 10ns Input signals are changed one time during 20ns	25				mA	
	Icc3NS	CKE ≥ V _{IH(min)} , CLK ≤ V _{IL(max)} , t _{CC} = ∞ Input signals are stable	25				mA	
Operating Current (Burst Mode)	Icc4	I _O = 0 mA Page burst 4Banks Activated t _{CCD} = 2CLKs	115	95	95	85	mA	1
Refresh Current	Icc5	t _{RC} ≥ t _{RC(min)}	165	155	150	125	mA	2
Self Refresh Current	Icc6	CKE ≤ 0.2V	-R(B)L	750				uA
			-R(B)N					
			-R(B)P					

Notes :


1. Measured with outputs open.
2. Refresh period is 64ms.
3. K4S56163LC-R(B)L**
4. K4S56163LC-R(B)N**
5. K4S56163LC-R(B)P**
6. Unless otherwise noted, input swing level is CMOS(V_{IH} / V_{IL}=V_{DDQ}/V_{SSQ})

AC OPERATING TEST CONDITIONS ($V_{DD} = 2.5V \pm 0.2V$, T_A = Commercial, Extended, Industrial Temperature)

Parameter	Value	Unit
AC input levels (V_{IH}/V_{IL})	$0.9 \times V_{DDQ} / 0.2$	V
Input timing measurement reference level	$0.5 \times V_{DDQ}$	V
Input rise and fall time	$t_{R/F} = 1/1$	ns
Output timing measurement reference level	$0.5 \times V_{DDQ}$	V
Output load condition	See Fig. 2	



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

OPERATING AC PARAMETER(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version				Unit	Note		
		-75	-1H	-1L	-15				
Row active to row active delay	$t_{RRD}(\text{min})$	15	19	19	30	ns	1		
RAS to CAS delay	$t_{RC}(\text{min})$	19	19	24	30	ns	1		
Row precharge time	$t_{RP}(\text{min})$	19	19	24	30	ns	1		
Row active time	$t_{RAS}(\text{min})$	45	50	60	60	ns	1		
	$t_{RAS}(\text{max})$	100				us			
Row cycle time	$t_{RC}(\text{min})$	65	70	84	90	ns	1		
Last data in to row precharge	$t_{RD}(\text{min})$	2				CLK	2,3		
Last data in to Active delay	$t_{DAL}(\text{min})$	$t_{RD} + t_{RP}$				-	3		
Last data in to new col. address delay	$t_{CDL}(\text{min})$	1				CLK	2		
Last data in to burst stop	$t_{BDL}(\text{min})$	1				CLK	2		
Col. address to col. address delay	$t_{CCD}(\text{min})$	1				CLK	4		
Number of valid output data	CAS latency=3	2				ea	5		
	CAS latency=2	1							
	CAS latency=1	-		0					

Notes :

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. Minimum $t_{RD}=2\text{CLK}$ and $t_{DAL}(=t_{RD} + t_{RP})$ is required to complete both of last data write command(t_{RD}) and precharge command(t_{RP}). $t_{RD}=1\text{CLK}$ can be supported only in the case under 100MHz with manual precharge mode.
4. All parts allow every cycle column address change.
5. In case of row precharge interrupt, auto precharge and read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter	Symbol	-75		-1H		-1L		-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	tcc	7.5	1000	9.5	1000	9.5	1000	15	1000	ns	1
		9.5		9.5		12		15			
		-		-		25		30			
CLK to valid output delay	tsAC		5.4		7		7		9	ns	1,2
			7		7		8		9		
			-		-		20		24		
Output data hold time	toH	2.5		2.5		2.5		2.5		ns	2
		2.5		2.5		2.5		2.5			
		-		-		2.5		2.5			
CLK high pulse width	tCH	2.5		3		3		3.5		ns	3
CLK low pulse width	tCL	2.5		3		3		3.5		ns	3
Input setup time	tSS	2.0		2.5		2.5		3.5		ns	3
Input hold time	tSH	1.0		1.5		1.5		2.0		ns	3
CLK to output in Low-Z	tSLZ	1		1		1		1		ns	2
CLK to output in Hi-Z	tSHZ		5.4		7		7		9	ns	
			7		7		8		9		
			-		-		20		24		

Notes :

1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, $(tr/2-0.5)ns$ should be added to the parameter.
3. Assumed input rise and fall time ($tr & tf$) = 1ns.
If $tr & tf$ is longer than 1ns, transient time compensation should be considered,
i.e., $[(tr + tf)/2-1]ns$ should be added to the parameter.

Notes :

1. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in Samsung Electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.

SIMPLIFIED TRUTH TABLE (V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

COMMAND		CKEn-1	CKEn	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	DQM	BA _{0,1}	A _{10/AP}	A _{11, A₁₂} , A _{9 ~ A₀}	Note		
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE			1, 2		
Refresh	Auto Refresh	H	H	L	L	L	H	X	X			3		
	Entry		L						X			3		
	Self Refresh	L	H	L	H	H	H	X	X			3		
	Exit			H	X	X	X		X			3		
Bank Active & Row Addr.		H	X	L	L	H	H	X	V	Row Address				
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	X	V	L	Column Address (A _{0~A₈})	4		
	Auto Precharge Enable											4, 5		
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	X	V	L	Column Address (A _{0~A₈})	4		
	Auto Precharge Enable											4, 5		
Burst Stop		H	X	L	H	H	L	X	X			6		
Precharge	Bank Selection	H	X	L	L	H	L	X	V	L	X			
	All Banks													
Clock Suspend or Active Power Down	Entry	H	L	H	X	X	X	X	X					
	Exit			L	V	V	V		X					
Precharge Power Down Mode	Entry	H	L	H	X	X	X	X	X					
				L	H	H	H		X					
	Exit	L	H	H	X	X	X	X	X					
				L	V	V	V		X					
DQM		H	X				V	X				7		
No Operation Command		H	X	H	X	X	X	X	X					
				L	H	H	H		X					

Notes :

1. OP Code : Operand Code

A₀ ~ A₁₂ & BA₀ ~ BA₁ : Program keys. (@MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are and same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA₀ ~ BA₁ : Bank select addresses.If both BA₀ and BA₁ are "Low" at read, write, row active and precharge, bank A is selected.If BA₀ is "Low" and BA₁ is "High" at read, write, row active and precharge, bank B is selected.If BA₀ is "High" and BA₁ is "Low" at read, write, row active and precharge, bank C is selected.If both BA₀ and BA₁ are "High" at read, write, row active and precharge, bank D is selected.If A_{10/AP} is "High" at row precharge, BA₀ and BA₁ is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).