

**8Mx32  
Mobile SDRAM  
90FBGA  
(VDD/VDDQ 2.5V/1.8V or 2.5V/2.5V)**

**Revision 1.1**

**December 2002**

**2M x 32Bit x 4 Banks SDRAM in 90FBGA****FEATURES**

- 2.5V power supply
- LVC MOS compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - CAS latency (1, 2 & 3)
  - Burst length (1, 2, 4, 8 & Full page)
  - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle).
- Extended Temperature Operation (-25°C ~ 85°C).
- Industrial Temperature Operation (-40°C ~ 85°C).
- 90Balls DDP FBGA(-MXXX -Pb, -EXXX -Pb Free).

**GENERAL DESCRIPTION**

The K4M56323LD is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.


**ORDERING INFORMATION**

Part No.	Max Freq.	Interface	Package
K4M56323LD-M(E)NU/P80	125MHz(CL=3) 105MHz(CL=2)	LVC MOS	90 FBGA Pb (Pb Free)
K4M56323LD-M(E)N/U/P1H	105MHz(CL=2)		
K4M56323LD-M(E)N/U/P1L	105MHz(CL=3) <sup>1</sup>		

- M(E)N ; Low Power, Temp : -25°C ~ 85°C.
- M(E)U ; Super Low Power, Temp : -25°C ~ 85°C.
- M(E)P ; Low Power, Temp : -40°C ~ 85°C.


**FUNCTIONAL BLOCK DIAGRAM**

Note : 1. In case of 40MHz Frequency, CL1 can be supported.



\* Samsung Electronics reserves the right to change products or specification without notice.


## Package Dimension and Pin Configuration




**< Top View <sup>\*2</sup> >**

**90Ball(6x15) CSP**

	1	2	3	7	8	9
A	DQ26	DQ24	Vss	VDD	DQ23	DQ21
B	DQ28	V <sub>DDQ</sub>	V <sub>SSQ</sub>	V <sub>DDQ</sub>	V <sub>SSQ</sub>	DQ19
C	V <sub>SSQ</sub>	DQ27	DQ25	DQ22	DQ20	V <sub>DDQ</sub>
D	V <sub>SSQ</sub>	DQ29	DQ30	DQ17	DQ18	V <sub>DDQ</sub>
E	V <sub>DDQ</sub>	DQ31	NC	NC	DQ16	V <sub>SSQ</sub>
F	V <sub>SS</sub>	DQM3	A3	A2	DQM2	V <sub>DD</sub>
G	A4	A5	A6	A10	A0	A1
H	A7	A8	NC	NC	BA1	A11
J	CLK	CKE	A9	BA0	$\overline{CS}$	$\overline{RAS}$
K	DQM1	NC	NC	$\overline{CAS}$	$\overline{WE}$	DQM0
L	V <sub>DDQ</sub>	DQ8	V <sub>SS</sub>	V <sub>DD</sub>	DQ7	V <sub>SSQ</sub>
M	V <sub>SSQ</sub>	DQ10	DQ9	DQ6	DQ5	V <sub>DDQ</sub>
N	V <sub>SSQ</sub>	DQ12	DQ14	DQ1	DQ3	V <sub>DDQ</sub>
P	DQ11	V <sub>DDQ</sub>	V <sub>SSQ</sub>	V <sub>DDQ</sub>	V <sub>SSQ</sub>	DQ4
R	DQ13	DQ15	V <sub>SS</sub>	V <sub>DD</sub>	DQ0	DQ2



\*1: Bottom View



Pin Name	Pin Function
CLK	System Clock
$\overline{CS}$	Chip Select
CKE	Clock Enable
A <sub>0</sub> ~ A <sub>11</sub>	Row Address
A <sub>0</sub> ~ A <sub>8</sub>	Column Address
BA <sub>0</sub> ~ BA <sub>1</sub>	Bank Select Address
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
$\overline{WE}$	Write Enable
DQM <sub>0</sub> ~ DQM <sub>3</sub>	Data Input/Output Mask
DQ <sub>0</sub> ~ 31	Data Input/Output
V <sub>DD</sub> /V <sub>SS</sub>	Power Supply/Ground
V <sub>DDQ</sub> /V <sub>SSQ</sub>	Data Output Power/Ground

[Unit:mm]

Symbol	Min	Typ	Max
A	1.35	1.40	1.45
A <sub>1</sub>	0.30	0.35	0.40
E	-	11.00	-
E <sub>1</sub>	-	6.40	-
D	-	13.00	-
D <sub>1</sub>	-	11.20	-
e	-	0.80	-
b	0.40	0.45	0.50
z	-	-	0.10

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 ~ 3.6	V
Voltage on V <sub>DD</sub> supply relative to Vss	V <sub>DD</sub> , V <sub>DDQ</sub>	-1.0 ~ 3.6	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power dissipation	P <sub>D</sub>	1	W
Short circuit current	I <sub>SC</sub>	50	mA

**Notes :**

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS**Recommended operating conditions (Voltage referenced to Vss = 0V, T<sub>A</sub> = -25°C to 85°C for Extended, -40°C to 85°C for Industrial)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V <sub>DD</sub>	2.3	2.5	2.7	V	
	V <sub>DDQ</sub>	1.65	-	2.7	V	
Input logic high voltage	V <sub>IH</sub>	0.8 x V <sub>DDQ</sub>	-	V <sub>DDQ</sub> + 0.3	V	1
Input logic low voltage	V <sub>IL</sub>	-0.3	0	0.3	V	2
Output logic high voltage	V <sub>OH</sub>	V <sub>DDQ</sub> - 0.2V	-	-	V	I <sub>OH</sub> = -0.1mA
Output logic low voltage	V <sub>OL</sub>	-	-	0.2	V	I <sub>OL</sub> = 0.1mA
Input leakage current	I <sub>LI</sub>	-10	-	10	uA	3

**Notes:**1. V<sub>IH</sub> (max) = 3.0V AC. The overshoot voltage duration is ≤ 3ns.2. V<sub>IL</sub> (min) = -1.0V AC. The undershoot voltage duration is ≤ 3ns.3. Any input 0V ≤ V<sub>IN</sub> ≤ V<sub>DDQ</sub>.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.

**CAPACITANCE (V<sub>DD</sub> = 2.5V, T<sub>A</sub> = 23°C, f = 1MHz, V<sub>REF</sub> = 0.9V ± 50 mV)**

Pin	Symbol	Min	Max	Unit	Note
Clock	CCLK	3.0	9.0	pF	
RAS, CAS, WE, CS, CKE	C <sub>IN</sub>	3.0	9.0	pF	
DQM	C <sub>IN</sub>	1.5	4.5	pF	
Address	C <sub>ADD</sub>	3.0	9.0	pF	
DQ <sub>0</sub> ~ DQ <sub>31</sub>	C <sub>OUT</sub>	3.0	6.5	pF	

# K4M56323LD-M(E)N/U/P

CMOS SDRAM

## DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25°C to 85°C for Extended, -40°C to 85°C for Industrial)


Parameter	Symbol	Test Condition	Version			Unit	Note	
			-80	-1H	-1L			
Operating Current (One Bank Active)	Icc1	Burst length = 1 tRC ≥ tRC(min) Io = 0 mA	140	140	130	mA	1	
Precharge Standby Current in power-down mode	Icc2P	CKE ≤ VIL(max), tcc = 10ns	1.2			mA		
	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞	1.2					
Precharge Standby Current in non power-down mode	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns	20			mA		
	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	10					
Active Standby Current in power-down mode	Icc3P	CKE ≤ VIL(max), tcc = 10ns	8			mA		
	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞	8					
Active Standby Current in non power-down mode (One Bank Active)	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns	45			mA		
	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	40			mA		
Operating Current (Burst Mode)	Icc4	Io = 0 mA, Page burst 4Banks Activated, tCCD = 2CLKs	180	150	150	mA	1	
Refresh Current	Icc5	tRC ≥ tRC(min)	300	290	270	mA	2	
Self Refresh Current	Icc6	CKE ≤ 0.2V	-M(E)N/P	1100			uA	3
			-M(E)U	800			uA	4

### Notes :


1. Measured with outputs open.
2. Refresh period is 64ms.
3. K4M56323LD-M(E)N/P\*\*
4. K4M56323LD-M(E)U\*\*
5. Unless otherwise noted, input swing level is CMOS(VIH / VIL=VDDQ/VSSQ)

AC OPERATING TEST CONDITIONS ( $V_{DD} = 2.5V \pm 0.2V$ ,  $T_A = -25^\circ C$  to  $85^\circ C$  for Extended,  $-40^\circ C$  to  $85^\circ C$  for Industrial)

Parameter	Value	Unit
AC input levels ( $V_{IH}/V_{IL}$ )	$0.9 \times V_{DDQ} / 0.2$	V
Input timing measurement reference level	$0.5 \times V_{DDQ}$	V
Input rise and fall time	$t_{Rise}/t_{Fall} = 1/1$	ns
Output timing measurement reference level	$0.5 \times V_{DDQ}$	V
Output load condition	See Fig. 2	



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

## OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version			Unit	Note		
		-80	-1H	-1L				
Row active to row active delay	$t_{RRD}(\text{min})$	16	19	19	ns	1		
RAS to CAS delay	$t_{RCB}(\text{min})$	19	19	24	ns	1		
Row precharge time	$t_{RP}(\text{min})$	19	19	24	ns	1		
Row active time	$t_{RAS}(\text{min})$	48	50	60	ns	1		
	$t_{RAS}(\text{max})$	100			us			
Row cycle time	$t_{RC}(\text{min})$	68	70	84	ns	1		
Last data in to row precharge	$t_{RDL}(\text{min})$	2			CLK	2,3		
Last data in to Active delay	$t_{DAL}(\text{min})$	$t_{RDL} + t_{RP}$			-	3		
Last data in to new col. address delay	$t_{CDL}(\text{min})$	1			CLK	2		
Last data in to burst stop	$t_{BDL}(\text{min})$	1			CLK	2		
Col. address to col. address delay	$t_{CCD}(\text{min})$	1			CLK	4		
Number of valid output data	CAS latency=3	2			ea	5		
	CAS latency=2	1						
	CAS latency=1	-						

## Notes :

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. Minimum  $t_{RDL}=2\text{CLK}$  and  $t_{DAL}(=t_{RDL} + t_{RP})$  is required to complete both of last data write command( $t_{RDL}$ ) and precharge command( $t_{RP}$ ).  $t_{RDL}=1\text{CLK}$  can be supported only in the case under 100MHz with manual precharge mode.
4. All parts allow every cycle column address change.
5. In case of row precharge interrupt, auto precharge and read burst stop.

# K4M56323LD-M(E)N/U/P

# CMOS SDRAM

## AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	- 80		-1H		-1L		Unit	Note
			Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tcc	8	1000	9.5	1000	9.5	1000	ns	1
	CAS latency=2		9.5		9.5		12			
	CAS latency=1		-		-		25			
CLK to valid output delay	CAS latency=3	tsAC		6		7		7	ns	1,2
	CAS latency=2			7		7		8		
	CAS latency=1			-		-		20		
Output data hold time	CAS latency=3	toH	2.5		2.5		2.5		ns	2
	CAS latency=2		2.5		2.5		2.5			
	CAS latency=1		-		-		2.5			
CLK high pulse width		tCH	2.5		3		3		ns	3
CLK low pulse width		tCL	2.5		3		3		ns	3
Input setup time		tSS	2.0		2.5		2.5		ns	3
Input hold time		tSH	1.0		1.5		1.5		ns	3
CLK to output in Low-Z		tsLZ	1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		6		7		7	ns	
	CAS latency=2			7		7		8		
	CAS latency=1			-		-		20		

### Notes :

1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns,  $(tr/2-0.5)$ ns should be added to the parameter.
3. Assumed input rise and fall time ( $tr & tf$ ) = 1ns.

If  $tr & tf$  is longer than 1ns, transient time compensation should be considered,  
i.e.,  $[(tr + tf)/2-1]$ ns should be added to the parameter.

### Notes :

1. This is to advise Samsung customers that, in accordance with certain terms of an agreement, Samsung is prohibited from selling any DRAM products configured in "Multi-Die Plastic" format for use as components in general and scientific computers, such as mainframes, servers, work stations or desk top personal computers (hereinafter "Prohibited Computer Use"). Applications such as mobile, including cell phones, telecom, including televisions and display monitors, or non-desktop computer systems, including laptops, notebook computers, are, however, permissible. "Multi-Die Plastic" is defined as two or more DRAM die encapsulated within a single plastic leadable package.
2. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.

# K4M56323LD-M(E)N/U/P

# CMOS SDRAM

## SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	$BA_{0,1}$	$A_{10/AP}$	$A_{11}, A_9 \sim A_0$	Note				
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE			1, 2				
Refresh	Auto Refresh	H	H	L	L	L	H	X	X			3				
	Entry		L						X			3				
	Self Refresh	L	H	L	H	H	H	X	X			3				
	Exit			H	X	X	X		X			3				
Bank Active & Row Addr.			H	X	L	L	H	H	X	V	Row Address					
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	X	V	L	Column Address ( $A_0 \sim A_8$ )	4				
	Auto Precharge Enable											4, 5				
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	X	V	L	Column Address ( $A_0 \sim A_8$ )	4				
	Auto Precharge Enable											4, 5				
Burst Stop			H	X	L	H	H	L	X	X			6			
Precharge	Bank Selection	H	X	L	L	H	L	X	V	L	X					
	All Banks															
Clock Suspend or Active Power Down	Entry	H	L	H	X	X	X	X	X							
				L	V	V	V		X							
	Exit	L	H	X	X	X	X	X	X							
Precharge Power Down Mode	Entry	H	L	H	X	X	X	X	X							
				L	H	H	H		X							
	Exit	L	H	H	X	X	X	X	X							
				L	V	V	V		X							
DQM			H	X				V	X			7				
No Operation Command			H	X	H	X	X	X	X	X						
				L	H	H	H									

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

### Notes :

- OP Code : Operand Code  
 $A_0 \sim A_{11} \& BA_0 \sim BA_1$  : Program keys. (@MRS)
- MRS can be issued only at all banks precharge state.  
A new command can be issued after 2 CLK cycles of MRS.
- Auto refresh functions are the same as CBR refresh of DRAM.  
The automatical precharge without row precharge command is meant by "Auto".  
Auto/self refresh can be issued only at all banks precharge state.
- BA<sub>0</sub> ~ BA<sub>1</sub> : Bank select addresses.  
If both BA<sub>0</sub> and BA<sub>1</sub> are "Low" at read, write, row active and precharge, bank A is selected.  
If BA<sub>0</sub> is "Low" and BA<sub>1</sub> is "High" at read, write, row active and precharge, bank B is selected.  
If BA<sub>0</sub> is "High" and BA<sub>1</sub> is "Low" at read, write, row active and precharge, bank C is selected.  
If both BA<sub>0</sub> and BA<sub>1</sub> are "High" at read, write, row active and precharge, bank D is selected.  
If A<sub>10/AP</sub> is "High" at row precharge, BA<sub>0</sub> and BA<sub>1</sub> are ignored and all banks are selected.
- During burst read or write with auto precharge, new read/write command can not be issued.  
Another bank read/write command can be issued after the end of burst.  
New row active of the associated bank can be issued at tRP after the end of burst.
- Burst stop command is valid at every burst length.
- DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).