

DDP 512Mbit SDRAM

16M x 8bit x 4 Banks
Synchronous DRAM
LVTTL

Revision 0.2

Nov. 2001

This is to advise Samsung customers that, until August 1, 2003, in accordance with certain terms of an agreement, Samsung is prohibited from selling any DRAM products configured in "Multi-Die Plastic" format for use as components in general and scientific computers, such as mainframes, servers, work stations or desk top personal computers (hereinafter "Prohibited Computer Use"). Applications such as mobile, including cell phones, telecom, including televisions and display monitors, or non-desktop computer systems, including laptops, notebook computers, are, however, permissible. "Multi-Die Plastic" is defined as two or more Dram die encapsulated within a single plastic leaded package

* Samsung Electronics reserves the right to change products or specification without notice.

Revision 0.0 (Mar., 2001)**Revision 0.1 (Sep., 2001)**

- Redefined IDD1 & IDD4 in DC Characteristics

Revision 0.2 (Nov. 2001)

- Changed the Notes in Operating AC Parameter.
 - < Before >
 - 5. For 1H/1L, $t_{RDL}=1CLK$ and $t_{DAL}=1CLK+t_{RP}$ is also supported .
SAMSUNG recommends $t_{RDL}=2CLK$ and $t_{DAL}=2CLK + t_{RP}$.
 - < After >
 - 5. In 100MHz and below 100MHz operating conditions, $t_{RDL}=1CLK$ and $t_{DAL}=1CLK + 20ns$ is also supported.
SAMSUNG recommends $t_{RDL}=2CLK$ and $t_{DAL}=2CLK + t_{RP}$.

16M x 8Bit x 4 Banks Synchronous DRAM**FEATURES**


- JEDEC standard 3.3V power supply
- LVTTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - CAS latency (2 & 3)
 - Burst length (1, 2, 4, 8 & Full page)
 - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (8K Cycle)

GENERAL DESCRIPTION

The K4S510832C is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 16,785,216 words by 8 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S510832C-KC/L7C	133MHz(CL=2)	LVTTTL	54pin TSOP(II)
K4S510832C-KC/L75	133MHz(CL=3)		
K4S510832C-KC/L1H	100MHz(CL=2)		
K4S510832C-KC/L1L	100MHz(CL=3)		

FUNCTIONAL BLOCK DIAGRAM

* Samsung Electronics reserves the right to change products or specification without notice.

PIN CONFIGURATION (Top view)



54Pin TSOP (II)
(400mil x 875mil)
(0.8 mm Pin pitch)

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
$\overline{CS}0\sim1$	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE0~1	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A12	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA12, Column address : CA0 ~ CA9
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
\overline{RAS}	Row address strobe	Latches row addresses on the positive going edge of the CLK with \overline{RAS} low. Enables row access & precharge.
\overline{CAS}	Column address strobe	Latches column addresses on the positive going edge of the CLK with \overline{CAS} low. Enables column access.
\overline{WE}	Write enable	Enables write operation and row precharge. Latches data in starting from \overline{CAS} , \overline{WE} active.
DQM	Data input/output mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~7	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	TSTG	-55 ~ +150	°C
Power dissipation	PD	2	W
Short circuit current	IOS	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	VDD, VDDQ	3.0	3.3	3.6	V	
Input logic high voltage	VIH	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	VOH	2.4	-	-	V	IOH = -2mA
Output logic low voltage	VOL	-	-	0.4	V	IOL = 2mA
Input leakage current	ILI	-10	-	10	uA	3

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.
2. VIL (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ VIN ≤ VDDQ.
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (VDD = 3.3V, TA = 23°C, f = 1MHz, VREF = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	CCLK	5.0	9.0	pF	
RAS, CAS, WE, DQM	CIN	5.0	10.0	pF	
Address	CADD	5.0	10.0	pF	
CS0~1, CE0~1	Ccs	2.5	5.5	pF	
DQ0 ~ DQ7	COU	8.0	14.0	pF	

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

Parameter	Symbol	Test Condition	Version				Unit	Note
			-7C	-75	-1H	-1L		
Operating current (One bank active)	ICC1	Burst length = 1 tRC ≥ tRC(min) Io = 0 mA	120	110	110	110	mA	1
Precharge standby current in power-down mode	ICC2P	CKE ≤ VIL(max), tCC = 10ns	4				mA	
	ICC2PS	CKE & CLK ≤ VIL(max), tCC = ∞	4					
Precharge standby current in non power-down mode	ICC2N	CKE ≥ VIH(min), CS̄ ≥ VIH(min), tCC = 10ns Input signals are changed one time during 20ns	40				mA	
	ICC2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tCC = ∞ Input signals are stable	20					
Active Standby current in power-down mode	ICC3P	CKE ≤ VIL(max), tCC = 10ns	8				mA	
	ICC3PS	CKE & CLK ≤ VIL(max), tCC = ∞	8					
Active standby current in non power-down mode (One bank active)	ICC3N	CKE ≥ VIH(min), CS̄ ≥ VIH(min), tCC = 10ns Input signals are changed one time during 20ns	50				mA	
	ICC3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tCC = ∞ Input signals are stable	35				mA	
Operating current (Burst mode)	ICC4	Io = 0 mA Page burst 4banks activated. tCCD = 2CLKs	140	140	130	130	mA	1
Refresh current	ICC5	tRC ≥ tRC(min)	240	220	210	210	mA	2
Self refresh current	ICC6	CKE ≤ 0.2V	C	6			mA	3
			L	3			mA	4

Notes : 1. Measured with outputs open.

2. Refresh period is 64ms.


3. K4S510832C-KC**

4. K4S510832C-KL**


5. Unless otherwise noticed, input swing level is CMOS($V_{IH}/V_{IL} = V_{DDQ}/V_{SSQ}$).

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value	Unit
AC input levels (V_{ih}/V_{il})	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol	Version				Unit	Note
			-7C	-75	-1H	-1L		
Row active to row active delay		tRRD(min)	15	15	20	20	ns	1
RAS to CAS delay		tRCD(min)	15	20	20	20	ns	1
Row precharge time		tRP(min)	15	20	20	20	ns	1
Row active time		tRAS(min)	45	45	50	50	ns	1
		tRAS(max)	100				us	
Row cycle time		tRC(min)	60	65	70	70	ns	1
Last data in to row precharge		tRDL(min)	2				CLK	2, 5
Last data in to Active delay		tDAL(min)	2 CLK + tRP				-	5
Last data in to new col. address delay		tCDL(min)	1				CLK	2
Last data in to burst stop		tBDL(min)	1				CLK	2
Col. address to col. address delay		tCCD(min)	1				CLK	3
Number of valid output data	CAS latency=3	2				ea	4	
	CAS latency=2	1						

- Notes :**
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of row precharge interrupt, auto precharge and read burst stop.
 5. In 100MHz and below 100MHz operating conditions, $t_{RDL}=1CLK$ and $t_{DAL}=1CLK + 20ns$ is also supported. SAMSUNG recommends $t_{RDL}=2CLK$ and $t_{DAL}=2CLK + t_{RP}$.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	-7C		-75		-1H		-1L		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tCC	7.5	1000	7.5	1000	10	1000	10	1000	ns	1
	CAS latency=2		7.5		10		10		12			
CLK to valid output delay	CAS latency=3	tSAC		5.4		5.4		6		6	ns	1,2
	CAS latency=2			5.4		6		6		7		
Output data hold time	CAS latency=3	tOH	3		3		3		3		ns	2
	CAS latency=2		3		3		3		3			
CLK high pulse width		tCH	2.5		2.5		3		3		ns	3
CLK low pulse width		tCL	2.5		2.5		3		3		ns	3
Input setup time		tSS	1.5		1.5		2		2		ns	3
Input hold time		tSH	0.8		0.8		1		1		ns	3
CLK to output in Low-Z		tSLZ	1		1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4		5.4		6		6	ns	
	CAS latency=2			5.4		6		6		7		

Notes : 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, $(tr/2-0.5)ns$ should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., $[(tr + tf)/2-1]ns$ should be added to the parameter.

SIMPLIFIED TRUTH TABLE

Command			CKEn-1	CKEn	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	DQM	BA0,1	A10/AP	A11,A12, A9 ~ A0	Note
Register	Mode register set		H	X	L	L	L	L	X	OP code			1,2
Refresh	Auto refresh		H	H	L	L	L	H	X	X			3
	Self refresh	Entry		L									3
		Exit	L	H	L	H	H	X	X	X	X	3	
												H	X
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address		
Read & column address	Auto precharge disable		H	X	L	H	L	H	X	V	L	Column address (A0 ~ A9)	4
	Auto precharge enable										H		4,5
Write & column address	Auto precharge disable		H	X	L	H	L	L	X	V	L	Column address (A0 ~ A9)	4
	Auto precharge enable										H		4,5
Burst Stop			H	X	L	H	H	L	X	X			6
Precharge	Bank selection		H	X	L	L	H	L	X	V	L	X	
	All banks									X	H		
Clock suspend or active power down		Entry	H	L	H	X	X	X	X	X			
					L	V	V	V					
		Exit	L	H	X	X	X	X	X	X			
Precharge power down mode		Entry	H	L	H	X	X	X	X	X			
					L	H	H	H					
		Exit	L	H	H	X	X	X	X				
					L	V	V	V					
DQM			H	X					V	X			7
No operation command			H	X	H	X	X	X	X	X			
					L	H	H	H					

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes : 1. OP Code : Operand codeA₀ ~ A₁₂ & BA₀ ~ BA₁ : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA₀ ~ BA₁ : Bank select addresses.If both BA₀ and BA₁ are "Low" at read, write, row active and precharge, bank A is selected.If both BA₀ is "High" and BA₁ is "Low" at read, write, row active and precharge, bank B is selected.If both BA₀ is "Low" and BA₁ is "High" at read, write, row active and precharge, bank C is selected.If both BA₀ and BA₁ are "High" at read, write, row active and precharge, bank D is selected.If A₁₀/AP is "High" at row precharge, BA₀ and BA₁ is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)