

stacked 512Mb E-die SDRAM Specification

Revision 1.0

February 2004

* Samsung Electronics reserves the right to change products or specification without notice.

Revision History

Revision 1.0 (February. 2004)

- First release.

SDRAM stacked 512Mb E-die (x4, x8)

CMOS SDRAM

64M x 4Bit x 4 Banks / 32M x8Bit x4 Banks Synchronous DRAM

FEATURES

- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - CAS latency (2 & 3)
 - Burst length (1, 2, 4, 8 & Full page)
 - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (8K Cycle)

GENERAL DESCRIPTION

The K4S510632E / K4S510732E is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 33,554,432 words by 4 bits / 4 x 16,777,216 words by 8bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part No.	Organization	Max Freq.	Interface	Package
K4S510632E-TC/L75	st.128Mx4	133MHz(CL=3)	LVTTL	54pin TSOP(II)
K4S510732E-TC/L75	st.64Mx4	133MHz(CL=3)	LVTTL	54pin TSOP(II)

Organization	Row Address	Column Address
st. 128Mx4	A0~A12	A0-A9, A11
st. 64Mx8	A0~A12	A0-A9

Row & Column address configuration

* Samsung Electronics reserves the right to change products or specification without notice.
Staktek's stacking technology is Samsung's stacking technology of choice.



Rev. 1.0 February 2004


SDRAM stacked 512Mb E-die (x4, x8)

CMOS SDRAM


Package Physical Dimension

54pin TSOP(II) Stack Single CKE

Unit : Millimeters




54pin TSOP(II) Stack Dual CKE




SDRAM stacked 512Mb E-die (x4, x8)

CMOS SDRAM

FUNCTIONAL BLOCK DIAGRAM



K4S510632E



K4S510732E

PIN CONFIGURATION (Top view)

st.64Mb x 8		st.128Mb x 4	
VDD	VDD	1	Vss
DQ0	N.C	2	DQ7
VDDQ	VDDQ	3	VSSQ
N.C	N.C	4	N.C
DQ1	DQ0	5	DQ6
VSSQ	VSSQ	6	VDDQ
N.C	N.C	7	N.C
DQ2	N.C	8	DQ5
VDDQ	VDDQ	9	VSSQ
N.C	N.C	10	N.C
DQ3	DQ1	11	DQ4
VSSQ	VSSQ	12	VDDQ
N.C	N.C	13	N.C
VDD	Vdd	14	Vss
CS1	CS1	15	N.C/RFU
WE	WE	16	CKE1
CAS	CAS	17	DQM
RAS	RAS	18	CLK
CS0	CS0	19	CKE0
BA0	BA0	20	A12
BA1	BA1	21	A11
A10/AP	A10/AP	22	A9
A0	A0	23	A8
A1	A1	24	A7
A2	A2	25	A6
A3	A3	26	A5
VDD	VDD	27	A4
		28	Vss

54Pin TSOP (II)
(400mil x 875mil)
(0.8 mm Pin pitch)

PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS0~1	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A12	Address	Row/column addresses are multiplexed on the same pins. x4 (Row address : RA0 ~ RA12, Column address : CA0 ~ CA9, CA11) x8 (Row address : RA0 ~ RA12, Column address : CA0 ~ CA9)
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ n	Data input/output	Data inputs/outputs are multiplexed on the same pins. x4: DQ0 ~ DQ3 x8: DQ0~ DQ7
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.

SDRAM stacked 512Mb E-die (x4, x8)

CMOS SDRAM

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	TSTG	-55 ~ +150	°C
Power dissipation	PD	2	W
Short circuit current	Ios	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	VDD, VDDQ	3.0	3.3	3.6	V	
Input logic high voltage	VIH	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	VOH	2.4	-	-	V	IOH = -2mA
Output logic low voltage	VOL	-	-	0.4	V	IOL = 2mA
Input leakage current	ILI	-10	-	10	uA	3

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.

3. Any input $0V \leq VIN \leq VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (VDD = 3.3V, TA = 23°C, f = 1MHz, VREF = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	CCLK	5.0	9.0	pF	
RAS, CAS, WE, DQM	CIN	5.0	10.0	pF	
Address, CKE	CADD	5.0	10.0	pF	
CS0~1	Ccs	2.5	6.5	pF	
DQ0 ~ DQ8	COUT	8.0	14.0	pF	



ELECTRONICS

Rev. 1.0 February 2004

SDRAM stacked 512Mb E-die (x4, x8)

CMOS SDRAM

DC CHARACTERISTICS (x4, x8)

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

Parameter	Symbol	Test Condition	Version		Unit	Note
			75			
Operating current (One bank active)	I _{CC1}	Burst length = 1 t _{RC} ≥ t _{RC(min)} I _O = 0 mA	100		mA	1
Precharge standby current in power-down mode	I _{CC2P}	C _{KE} ≤ V _{I(L(max))} , t _{CC} = 10ns	4		mA	
	I _{CC2PS}	C _{KE} & C _{LK} ≤ V _{I(L(max))} , t _{CC} = ∞	4			
Precharge standby current in non power-down mode	I _{CC2N}	C _{KE} ≥ V _{I(H(min))} , C _S ≥ V _{I(H(min))} , t _{CC} = 10ns Input signals are changed one time during 20ns	40		mA	
	I _{CC2NS}	C _{KE} ≥ V _{I(H(min))} , C _{LK} ≤ V _{I(L(max))} , t _{CC} = ∞ Input signals are stable	20			
Active standby current in power-down mode	I _{CC3P}	C _{KE} ≤ V _{I(L(max))} , t _{CC} = 10ns	8		mA	
	I _{CC3PS}	C _{KE} & C _{LK} ≤ V _{I(L(max))} , t _{CC} = ∞	8			
Active standby current in non power-down mode (One bank active)	I _{CC3N}	C _{KE} ≥ V _{I(H(min))} , C _S ≥ V _{I(H(min))} , t _{CC} = 10ns Input signals are changed one time during 20ns	45		mA	
	I _{CC3NS}	C _{KE} ≥ V _{I(H(min))} , C _{LK} ≤ V _{I(L(max))} , t _{CC} = ∞ Input signals are stable	35		mA	
Operating current (Burst mode)	I _{CC4}	I _O = 0 mA Page burst 4banks Activated. t _{CCD} = 2CLKs	125		mA	1
Refresh current	I _{CC5}	t _{RC} ≥ t _{RC(min)}	200		mA	2
Self refresh current	I _{CC6}	C _{KE} ≤ 0.2V	C	6	mA	3


- Notes :**
1. Measured with outputs open.
 2. Refresh period is 64ms.
 3. K4S5106(07)32E-TC
 4. Unless otherwise noticed, input swing level is CMOS(V_{I(H)}/V_{I(L)}=V_{DDQ}/V_{SSQ}).

SDRAM stacked 512Mb E-die (x4, x8)


CMOS SDRAM

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $TA = 0$ to $70^\circ C$)

Parameter	Value	Unit
AC input levels (V_{ih}/V_{il})	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_{R}/t_{F} = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version	Unit	Note
		75		
Row active to row active delay	$t_{RRD(min)}$	15	ns	1
RAS to CAS delay	$t_{RCD(min)}$	20	ns	1
Row precharge time	$t_{RP(min)}$	20	ns	1
Row active time	$t_{RAS(min)}$	45	ns	1
	$t_{RAS(max)}$	100	us	
Row cycle time	$t_{RC(min)}$	65	ns	1
Last data in to row precharge	$t_{RD(min)}$	2	CLK	2
Last data in to Active delay	$t_{DAL(min)}$	$2 \text{ CLK} + t_{RP}$	-	
Last data in to new col. address delay	$t_{CDL(min)}$	1	CLK	2
Last data in to burst stop	$t_{BDL(min)}$	1	CLK	2
Col. address to col. address delay	$t_{CCD(min)}$	1	CLK	3
Number of valid output data	CAS latency=3	2	ea	4
	CAS latency=2	1		

- Notes :**
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of row precharge interrupt, auto precharge and read burst stop.

SDRAM stacked 512Mb E-die (x4, x8)

CMOS SDRAM

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	75		Unit	Note
			Min	Max		
CLK cycle time	CAS latency=3	tCC	7.5	1000	ns	1
	CAS latency=2		10			
CLK to valid output delay	CAS latency=3	tsAC		5.4	ns	1,2
	CAS latency=2			6		
Output data hold time	CAS latency=3	toH	3		ns	2
	CAS latency=2		3			
CLK high pulse width		tCH	2.5		ns	3
CLK low pulse width		tCL	2.5		ns	3
Input setup time		tSS	1.5		ns	3
Input hold time		tSH	0.8		ns	3
CLK to output in Low-Z		tsLZ	1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4	ns	
	CAS latency=2			6		

Notes : 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

Notes : 1. Rise time specification based on 0pF + 50 Ω to Vss, use these values to design to.

2. Fall time specification based on 0pF + 50 Ω to VDD, use these values to design to.

3. Measured into 50pF only, use these values to characterize to.

4. All measurements done with respect to Vss.



ELECTRONICS

Rev. 1.0 February 2004


SDRAM stacked 512Mb E-die (x4, x8)

CMOS SDRAM

IBIS SPECIFICATION


I_{OH} Characteristics (Pull-up)

Voltage	100MHz 133MHz Min	100MHz 133MHz Max
(V)	I (mA)	I (mA)
3.45		-2.4
3.3		-27.3
3.0	0.0	-74.1
2.6	-21.1	-129.2
2.4	-34.1	-153.3
2.0	-58.7	-197.0
1.8	-67.3	-226.2
1.65	-73.0	-248.0
1.5	-77.9	-269.7
1.4	-80.8	-284.3
1.0	-88.6	-344.5
0.0	-93.0	-502.4



I_{OL} Characteristics (Pull-down)

Voltage	100MHz 133MHz Min	100MHz 133MHz Max
(V)	I (mA)	I (mA)
0.0	0.0	0.0
0.4	27.5	70.2
0.65	41.8	107.5
0.85	51.6	133.8
1.0	58.0	151.2
1.4	70.7	187.7
1.5	72.9	194.4
1.65	75.4	202.5
1.8	77.0	208.6
1.95	77.6	212.0
3.0	80.3	219.6
3.45	81.4	222.6




SDRAM stacked 512Mb E-die (x4, x8)

CMOS SDRAM

V_{DD} Clamp @ CLK, CKE, CS, DQM & DQ

V _{DD} (V)	I (mA)
0.0	0.0
0.2	0.0
0.4	0.0
0.6	0.0
0.7	0.0
0.8	0.0
0.9	0.0
1.0	0.23
1.2	1.34
1.4	3.02
1.6	5.06
1.8	7.35
2.0	9.83
2.2	12.48
2.4	15.30
2.6	18.31


Minimum V_{DD} clamp current
(Referenced to V_{DD})



V_{SS} Clamp @ CLK, CKE, CS, DQM & DQ

V _{SS} (V)	I (mA)
-2.6	-57.23
-2.4	-45.77
-2.2	-38.26
-2.0	-31.22
-1.8	-24.58
-1.6	-18.37
-1.4	-12.56
-1.2	-7.57
-1.0	-3.37
-0.9	-1.75
-0.8	-0.58
-0.7	-0.05
-0.6	0.0
-0.4	0.0
-0.2	0.0
0.0	0.0

Minimum V_{SS} clamp current



SDRAM stacked 512Mb E-die (x4, x8)

CMOS SDRAM

SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	BA0,1	A10/AP	A11,A12, A9 ~ A0	Note			
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2			
Refresh	Auto refresh		H	H	L	L	L	H	X	X					
	Entry			L						X					
	Self refresh	Exit	L	H	L	H	H	H	X	X					
					H	X	X	X		X					
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address				
Read & column address	Auto precharge disable		H	X	L	H	L	H	X	V	L	Column address			
	Auto precharge enable														
Write & column address	Auto precharge disable		H	X	L	H	L	L	X	V	L	Column address			
	Auto precharge enable														
Burst stop			H	X	L	H	H	L	X	X					
Precharge	Bank selection		H	X	L	L	H	L	X	V	L	X			
	All banks														
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X						
				L	V	V	X								
Precharge power down mode	Entry	H	L	H	X	X	X	X	X						
				L	H	H	X								
DQM			H	X				V	X			7			
No operation command			H	X	H	X	X	X	X	X					
					L	H	H	H							

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes : 1. OP Code : Operand code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.

If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.

If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)



ELECTRONICS

Rev. 1.0 February 2004