8Mx16 SDRAM 54CSP

(VDD/VDDQ 3.0V/3.0V or 3.3V/3.3V)

Revision 1.0

February 2002



Revision History

Revision 0.0 (February 21. 2001, Target)

• First generation of 128Mb Low Power SDRAM without special function (VDD 3.0V, VDDQ 3.0V)

Revision 0.1 (June 4. 2001, Target)

• Addition of DC Current value.

Revision 0.2 (June 20. 2001, Target)

• Changed device name from low power sdram to mobile dram.

Revision 0.3 (August 1. 2001, Target)

- Change of tSAC from 6ns to 6.5ns in case of -1L part, from 7ns to 7.5ns in case of -15 part.
- Change of tOH from 3ns to 3.5ns.
- Change VIH min. from 2.0 V to 0.8xVDDQ and VOH min. from 2.4V to 0.9xVDDQ.

Revision 0.4 (October 6. 2001, Preliminary)

- Changed DC current.
- Changed of CL2 tSAC from 6ns to 7ns and CL3 tSAC from 6.5ns to 7ns for -75 part.
- Changed of CL2 tSAC from 6.5ns to 8ns and CL1 tSAC from 18ns to 20ns for -1L part.
- Changed of tOH from 3ns to 2.5ns.
- Changed of tSS from 2.5ns to 2.0ns for -75 part and from 3.0ns to 2.5ns for -1L part.
- Integration of VDDQ 1.8V device and 2.5V device.
- Changed VIH min. from 0.8xVDDQ to 0.9xVDDQ and VOH min. from 0.9xVDDQ to 0.95xVDDQ.
- Changed VIL max. from 0.8V to 0.3V and VOL min. from 0.4V to 0.2V.
- Changed IOH from -0.1mA to -2mA and IOL from 0.1mA to 2mA.
- Erased -15 bin and added -1H bin.

Revision 0.5 (October 12. 2001, Preliminary)

- Changed VIH min. from 0.9xVDDQ to 2.0V and VOH min. from 0.95xVDDQ to 2.4V.
- Changed VIL max. from 0.3V to 0.8V and VOL min. from 0.2V to 0.4V.

Revision 0.6 (November 7. 2001, Preliminary)

• Changed VIH min. from 2.0V to 2.2V and VIL max. from 0.8V to 0.5V.

Revision 1.0 (Feb. 2002, Final)

- Final specification.
- Changed tRDL from 2CLK to 10ns for -75 / -1H / -1L part.
- Changed tDAL from 2CLK+tRP to tRDL+tRP.



2M x 16Bit x 4 Banks SDRAM in 54CSP FEATURES

LAIONLO

- 3.0V & 3.3V power supply.
- · LVTTL compatible with multiplexed address.
- · Four banks operation.
- MRS cycle with address key programs.
 - -. CAS latency (1 & 2 & 3).
 - -. Burst length (1, 2, 4, 8 & Full page).
 - -. Burst type (Sequential & Interleave).
- All inputs are sampled at the positive going edge of the system clock.
- · Burst read single-bit write operation.
- · DQM for masking.
- · Auto refresh.
- 64ms refresh period (4K cycle).
- Commercial Temperature Operation (-25°C ~ 70°C).
 Extended Temperature Operation (-25°C ~ 85°C).
 Industrial Temperature Operation (-40°C ~ 85°C).
- 54balls CSP.

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The K4S281633D is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package	
K4S281633D-RL/N/P75	133MHz(CL=3)			
	100MHz(CL=2)		- 4 000	
K4S281633D-RL/N/P1H	100MHz(CL=2)	LVTTL	54 CSP	
K4S281633D-RL/N/P1L	100MHz(CL=3)*1			

-RL ; Low Power, Operating Temperature : -25' C~70' C. -RN ; Low Power, Operating Temperature : -25' C~85' C. -RP : Low Power, Operating Temperature : -40° C ~ 85° C.

Note:


1. In case of 40MHz Frequency, CL1 can be supported.



* Samsung Electronics reserves the right to change products or specification without notice.


Package Dimension and Pin Configuration


< Bottom View*1 >



< Top View*2 >

	54Ball(6x9) CSP										
	1	2	3	7	8	9					
Α	Vss	DQ15	Vssq	VDDQ	DQ0	Vdd					
В	DQ14	DQ13	VDDQ	Vssq	DQ2	DQ1					
С	DQ12	DQ11	Vssq	VDDQ	DQ4	DQ3					
D	DQ10	DQ9	VDDQ	Vssq	DQ6	DQ5					
Е	DQ8	NC	Vss	Vdd	LDQM	DQ7					
F	UDQM	CLK	CKE	CAS	RAS	WE					
G	NC	A11	A9	BA0	BA1	CS					
Н	A8	A7	A6	A0	A1	A10					
J	Vss	A5	A4	A3	A2	Vdd					





Pin Name	Pin Function
CLK	System Clock
CS	Chip Select
CKE	Clock Enable
A0 ~ A11	Address
BA ₀ ~ BA ₁	Bank Select Address
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
L(U)DQM	Data Input/Output Mask
DQ0 ~ 15	Data Input/Output
V _{DD} /Vss	Power Supply/Ground
VDDQ/Vssq	Data Output Power/Ground

[Unit:mm]

Symbol	Min	Тур	Max
Α	0.90	0.95	1.00
A ₁	0.30	0.35	0.40
Е	-	8.00	-
E ₁	-	6.40	-
D	-	8.00	-
D ₁	-	6.40	-
е	-	0.80	-
b	0.40	0.45	0.50
Z	-	-	0.08

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ + 150	°C
Power dissipation	Po	1	W
Short circuit current	los	50	mA

Note:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions(Voltage referenced to Vss = 0V, TA =Commercial, Extended, Industrial Temperature)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd	2.7	3.0	3.6	V	
Supply voltage	VDDQ	2.7	3.0	3.6	V	
Input logic high voltage	Viн	2.2	3.0	VDDQ+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.5	V	2
Output logic high voltage	Voн	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	lu	-10	-	10	uA	3

Note:

- 1. VIH (max) = 5.3V AC. The overshoot voltage duration is \leq 3ns.
- 2. V_{\parallel} (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include HI-Z output leakage for all bi-directional buffers with Tri-State outputs.

4. Dout is disabled, $0V \le V_{OUT} \le V_{DDQ}$.

CAPACITANCE(VDD = 3.0V & 3.3V, TA = $23^{\circ}C$, f = 1MHz, VREF = $0.9V \pm 50 \text{ mV}$)

Pin	Symbol	Min	Max	Unit	Note
Clock	Сськ	2.0	4.0	pF	
RAS, CAS, WE, CS, CKE, DQM	Cin	2.0	4.0	pF	
Address	CADD	2.0	4.0	pF	
DQ0 ~ DQ15	Соит	3.5	6.0	pF	



DC CHARACTERISTICS

Recommended operating conditions(Voltage referenced to Vss = 0V, Ta =Commercial, Extended, Industrial Temperature)


Parameter	Symbol	Test Conditi	ion		Version		Unit	Note
Farameter	Symbol	rest Conditi	-75	-1H	-1L	Unit	Note	
Operating Current (One Bank Active)	Icc1	Burst length = 1 $tRc \ge tRc(min)$ to = 0 mA		80	75	75	mA	1
Precharge Standby Current	Icc ₂ P	CKE ≤ V L (max), tcc = 10ns			0.5	•	mA	
in power-down mode	Icc2PS	CKE & CLK≤ V⊩(max), tcc =	= ∞		0.5		IIIA	
Precharge Standby Current	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(mi Input signals are changed on	* '	12			m A	
	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(m Input signals are stable	10			IIIA		
Active Standby Current	ІссзР	CKE ≤ V L (max), tcc = 10ns	7			m A		
in power-down mode	Icc3PS	CKE & CLK≤ V⊩(max), tcc =	7			ША		
Active Standby Current	ІссзN	CKE ≥ VIH(min), CS ≥ VIH(mi Input signals are changed on		23		mA		
in non power-down mode (One Bank Active)	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(m Input signals are stable	ax), tcc = ∞		20		mA	
Operating Current (Burst Mode)	Icc4	lo = 0 mA Page burst 4Banks Activated tccp = 2CLKs		130	130	110	mA	1
Refresh Current	ICC5	trc ≥ trc (min)		170	170	155	mA	2
			-RL					3
Self Refresh Current	ICC6	CKE ≤ 0.2V	-RN	500		uA	4	
			-RP					5

Notes:

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.
- 3. K4S281633D-RL**
- 4. K4S281633D-RN**
- 5. K4S281633D-RP**
- 6. Unless otherwise noted, input swing level is CMOS(ViH /ViL=VDDQ/VSSQ)

AC OPERATING TEST CONDITIONS (VDD = 2.7V ~ 3.6V, TA =Commercial, Extended, Industrial Temperature)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4 / 0.4	V
Input timing measurement reference level	0.5 x VDDQ	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER(AC operating conditions unless otherwise noted)

Parameter		Symbol		Version		Unit	Note
Farameter		Symbol	- 75	-1H	-1L		Note
Row active to row active delay		trrd (min)	15	20	20	ns	1
RAS to CAS delay		trcd(min)	20	20	24	ns	1
Row precharge time		trp (min)	20	20	24	ns	1
Row active time		tras (min)	45	50	60	ns	1
		tras(max)		100	•	us	
Row cycle time	trc(min)	65	70	84	ns	1	
Last data in to row precharge		trdl(min)		10	ns	2	
Last data in to Active delay		tdal(min)		tRDL + tRP	-	3	
Last data in to new col. address	delay	tcdl(min)	1			CLK	2
Last data in to burst stop		tBDL(min)		1			2
Col. address to col. address dela	ay	tccd(min)		1		CLK	4
	CAS la	tency=3		2			
Number of valid output data	CAS la	tency=2		1		ea	5
	CAS la	tency=1		-	0		

Notes:

- 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
- 2. Minimum delay is required to complete write.
- 3. Minimum 2CLK tDAL is required to complete row precharge.
- 4. All parts allow every cycle column address change.
- 5. In case of row precharge interrupt, auto precharge and read burst stop.



AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Paramete	_	Symbol	-	75	-1	Н	-1	L	Unit	Note
Paramete	r	Symbol	Min	Max	Min	Max	Min	Max	Onit	Note
	CAS latency=3		7.5		10		10			
CLK cycle time	CAS latency=2	tcc	10	1000	10	1000	12	1000	ns	1
	CAS latency=1		-		-		25			
	CAS latency=3			5.4		7		7		
CLK to valid output delay	CAS latency=2	tsac		7		7		8	ns	1,2
	CAS latency=1			-		-		20		
Output data hold time	CAS latency=3	tон	2.5		2.5		2.5		ns	2
	CAS latency=2		2.5		2.5		2.5			
	CAS latency=1		-		-		2.5			
CLK high pulse width		tсн	2.5		3		3		ns	3
CLK low pulse width		tcL	2.5		3		3		ns	3
Input setup time		tss	2.0		2.5		2.5		ns	3
Input hold time		tsн	1.0		1.5		1.5		ns	3
CLK to output in Low-Z		tsLz	1		1		1		ns	2
	CAS latency=3			5.4		7		7		
CLK to output in Hi-Z	CAS latency=2	tsнz		7		7		8	ns	
	CAS latency=1			-		-		20		

Notes:

- 1. Parameters depend on programmed CAS latency.
- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

SIMPLIFIED TRUTH TABLE(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

co	COMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A ₁₀ /AP	A11, A9 ~ A0	Note
Register	Mode Regis	ster Set	Н	Х	L	L	L	L	Х		OP COD	Ē	1, 2
	Auto Refres	sh	Н	Н	L	L	L	Н	Х		Х		3
Refresh Solf	Entry		L		L	L		^		^		3	
Kenesn	Refresh	Exit	L	Н	L	Н	Н	Н	Х		Х		3
		LXII	L	''	Н	Х	Х	Х	^		^		3
Bank Active & Rov	v Addr.		Н	Х	L	L	Н	Н	Х	V	Row A	Address	
Read &	Auto Precha	arge Disable		Х		ш		ш	V	V	L	Column Address	4
Column Address	Auto Precha	arge Enable	Н	^	L	Н	L	Н	Х	V	Н	(A ₀ ~A ₈)	4, 5
Write &	Auto Precha	arge Disable	Н	Х	L	Н	L	L	Х	V	L	Column Address	4
Column Address Auto Precharge En		arge Enable		_ ^	_	П	_	-	^	V	Н	(Ao~As)	4, 5
Burst Stop	ı		Н	Х	L	Н	Н	L	Х		Х		6
Dunchaus	Bank Select	tion	Н	Х	L	L	Н	L	Х	V	L	Х	
Precharge	All Banks		п		_	_	П	-	^	Х	Н	^	
	•	F to A to a	Н			Х	Х	Х	Х				
Clock Suspend or Active Power Dow	'n	Entry	п	L	L	V	V	V	^	X			
, louve i enter Ben		Exit	L	Н	Х	Х	Х	Х	Х				
		F. m. t. m. t	Н		Н	Х	Х	Х	Х				
Drack area Dawer	Dawa Mada	Entry	п	L	L	Н	Н	Н	^		V		
Precharge Power	Precharge Power Down Mode		-	Н	Н	Х	Х	Х	Х		Х		
Exit		L	П	L	V	V	V	^					
DQM		<u> </u>	Н		1	Х	1	1	V		Х		7
No Operation Com-					Н	Х	Х	Х	V				
No Operation Com	imand		Н	Х	L	Н	Н	Н	X		Χ		

Note:

- 1. OP Code: Operand Code
 - $A_0 \sim A_{11} \& BA_0 \sim BA_1$: Program keys. (@MRS)
- 2. MRS can be issued only at all banks precharge state.
 - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are the same as CBR refresh of DRAM.
 - The automatical precharge without row precharge command is meant by "Auto".
 - Auto/self refresh can be issued only at all banks precharge state.
- 4. BA0 ~ BA1 : Bank select addresses.
 - If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
 - If BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
 - If BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
 - If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected.
 - If A₁₀/AP is "High" at row precharge, BA₀ and BA₁ is ignored and all banks are selected.
- 5. During burst read or write with auto precharge, new read/write command can not be issued.
 - Another bank read/write command can be issued after the end of burst.
 - New row active of the associated bank can be issued at the after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).



Note:

1. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.



A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with Normal MRS

Address	BA0 ~ BA1 ^{*1}	A11 ~ A10/AP	A9	A8	A7	A6	A5	A4	А3	A2	A 1	Α0
Function	"0" Setting for Normal MRS	RFU	W.B.L	W.B.L Test Mode		C.A	AS Laten	су	ВТ	Bu	rst Leng	th

Normal MRS Mode

	Test Mode C			CAS	Laten	су	Burst Type					Burst	Length	
A8	A7	Туре	A6	A5	A4	Latency	А3	Туре		A2	A1	A0	BT=0	BT=1
0	0	Mode Register Set	0	0	0	Reserved	0	Se	quential	0	0	0	1	1
0	1	Reserved	0	0	1	1	1	Int	erleave	0	0	1	2	2
1	0	Reserved	0	1	0	2	ı	Mode Select		0	1	0	4	4
1	1	Reserved	0	1	1	3	BA1	BA0	Mode	0	1	1	8	8
	Write	Burst Length	1	0	0	Reserved				1	0	0	Reserved	Reserved
А9		Length	1	0	1	Reserved	0	0	Setting o for Nor-		0	1	Reserved	Reserved
0		Burst	1	1	0	Reserved		"	mal MRS	1	1	0	Reserved	Reserved
1		Single Bit	1	1	1	Reserved		-		1	1	1	Full Page	Reserved

Full Page Length: 512(x16)

B. Power Up Sequence

- 1. Apply power and start clock, Attempt to maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
- 2. Power is applied to VDD and VDDQ (simultaneously).
- 3. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 4. Issue precharge commands for all banks of the devices.
- 5. Issue 2 or more auto-refresh commands.
- 6. Issue a mode register set command to initialize the mode register.

Note: 1. In order to assert normal MRS, BA0 and BA1 should set "0" absolutely.

C. BURST SEQUENCE

1. BURST LENGTH = 4

Initial A	Initial Address		Segu	ential		Interleave				
A 1	Ao		Jequ	Cilliai		intelleave				
0	0	0	1	2	3	0	1	2	3	
0	1	1	2	3	0	1	0	3	2	
1	0	2	3	0	1	2	3	0	1	
1	1	3	0	1	2	3	2	1	0	

2. BURST LENGTH = 8

Initi	al Addr	ess				Sogue	ontial				Interleave							
A 2	A 1	Ao		Sequential							interieave							
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

D. DEVICE OPERATIONS

ADDRESSES of 64Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 16

This SDRAM is organized as four independent banks of 1,048,576 words x 16 bits memory arrays. The BA $_0$ ~ BA $_1$ inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The bank addresses BA $_0$ ~ BA $_1$ are latched at bank active, read, write, mode register set and precharge operations.

: In case x 32

This SDRAM is organized as four independent banks of 524,288 words x 32 bits memory arrays. The BA0 ~ BA1 inputs are latched at the time of assertion of \overline{RAS} and \overline{CAS} to select the bank to be used for the operation. The bank addresses BA0 ~ BA1 are latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A11)

: In case x 16

The 20 address bits are required to decode the 1,048,576 word locations are multiplexed into 12 address input pins (Ao \sim A11). The 12 bit row addresses are latched along with \overline{RAS} and BAo \sim BA1 during bank activate command. The 8 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BAo \sim BA1 during read or write command.

: In case x 32

The 19 address bits are required to decode the 524,288 word locations are multiplexed into 11 address input pins (A0 \sim A10). The 11 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 8 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

ADDRESSES of 128Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 16

This SDRAM is organized as four independent banks of 2,097,152 words x 16 bits memory arrays. The BA0 \sim BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 \sim BA1 are latched at bank active, read, write, mode register set and precharge operations.

: In case x 32

This SDRAM is organized as four independent banks of 1,048,576 words x 32 bits memory arrays. The BA0 \sim BA1 inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA0 \sim BA1 are latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A11)

: In case x 16

The 21 address bits are required to decode the 2,097,152 word locations are multiplexed into 12 address input pins (Ao \sim A11). The 12 bit row addresses are latched along with \overline{RAS} and BAo \sim BA1 during bank activate command. The 9 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BAo \sim BA1 during read or write command.

: In case x 32

The 20 address bits are required to decode the 1,048,576 word locations are multiplexed into 12 address input pins (Ao \sim A11). The 12 bit row addresses are latched along with \overline{RAS} and BAo \sim BA1 during bank activate command. The 8 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BAo \sim BA1 during read or write command.

D. DEVICE OPERATIONS

ADDRESSES of 256Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 16

This SDRAM is organized as four independent banks of 4,194,304 words x 16 bits memory arrays. The BA $_0$ ~ BA $_1$ inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA $_0$ ~ BA $_1$ are latched at bank active, read, write, mode register set and precharge operations.

: In case x 32

This SDRAM is organized as four independent banks of 2,097,152 words x 32 bits memory arrays. The $BA_0 \sim BA_1$ inputs are latched at the time of assertion of \overline{RAS} and \overline{CAS} to select the bank to be used for the operation. The bank addresses $BA_0 \sim BA_1$ are latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A12)

: In case x 16

The 22 address bits are required to decode the 4,194,304 word locations are multiplexed into 13 address input pins ($A_0 \sim A_{12}$). The 13 bit row addresses are latched along with \overline{RAS} and $BA_0 \sim BA_1$ during bank activate command. The 9 bit column addresses are latched along with \overline{CAS} , \overline{WE} and $BA_0 \sim BA_1$ during read or write command.

: In case x 32

The 21 address bits are required to decode the 2,097,152 word locations are multiplexed into 12 address input pins ($A_0 \sim A_{12}$). The 12 bit row addresses are latched along with \overline{RAS} and $BA_0 \sim BA_1$ during bank activate command. The 9 bit column addresses are latched along with \overline{CAS} , \overline{WE} and $BA_0 \sim BA_1$ during read or write command.

ADDRESSES of 512Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 16

This SDRAM is organized as four independent banks of 8,388,608 words x 16 bits memory arrays. The BA $_0$ ~ BA $_1$ inputs are latched at the time of assertion of \overline{RAS} and \overline{CAS} to select the bank to be used for the operation. The bank addresses BA $_0$ ~ BA $_1$ are latched at bank active, read, write, mode register set and precharge operations.

: In case x 32

This SDRAM is organized as four independent banks of 4,194,304 words x 32 bits memory arrays. The BA $_0$ ~ BA $_1$ inputs are latched at the time of assertion of RAS and CAS to select the bank to be used for the operation. The bank addresses BA $_0$ ~ BA $_1$ are latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0 ~ A12)

: In case x 16

The 23 address bits are required to decode the 8,388,608 word locations are multiplexed into 13 address input pins (A0 \sim A12). The 13 bit row addresses are latched along with \overline{RAS} and BA0 \sim BA1 during bank activate command. The 10 bit column addresses are latched along with \overline{CAS} , \overline{WE} and BA0 \sim BA1 during read or write command.

: In case x 32

The 22 address bits are required to decode the 8,388,608 word locations are multiplexed into 13 address input pins (A0 \sim A12). The 13 bit row addresses are latched along with \overline{RAS} and $BA0 \sim$ BA1 during bank activate command. The 9 bit column addresses are latched along with \overline{CAS} , \overline{WE} and $BA0 \sim$ BA1 during read or write command.

CLOCK (CLK)

The clock input is used as the reference for all SDRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between V_{IL} and V_{IH}. During operation with CKE high all inputs are assumed to be in a valid state (low or high) for the duration of set-up and hold time around positive edge of the clock in order to function well Q perform and Icc specifications.

CLOCK ENABLE (CKE)

The clock enable(CKE) gates the clock onto SDRAM. If CKE goes low synchronously with clock (set-up and hold time are the same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. All other inputs are ignored from the next clock cycle after CKE goes low. When all banks are in the idle state and CKE goes low synchronously with clock, the SDRAM enters the power down mode from the next clock cycle. The SDRAM remains in the power down mode ignoring the other inputs as long as CKE remains low. The power down exit is synchronous as the internal clock is suspended. When CKE goes high at least "1CLK + tss" before the high going edge of the clock, then the SDRAM becomes active from the same clock edge accepting all the input commands.

NOP and DEVICE DESELECT

When \overline{RAS} , \overline{CAS} and \overline{WE} are high, the SDRAM performs no operation (NOP). NOP does not initiate any new operation, but is needed to complete operations which require more than single clock cycle like bank activate, burst read, auto refresh, etc. The device deselect is also a NOP and is entered by asserting \overline{CS} high disables the command decoder so that \overline{RAS} , \overline{CAS} , \overline{WE} and all the address inputs are ignored.

DQM OPERATION

The DQM is used to mask input and output operations. It works similar to \overline{OE} during read operation and inhibits writing during write operation. The read latency is two cycles from DQM and zero cycle for write, which means DQM masking occurs two cycles later in read cycle and occurs in the same cycle during write cycle. DQM operation is synchronous with the clock. The DQM signal is important during burst interruptions of write with read or precharge in the SDRAM. Due to asynchronous nature of the internal write, the DQM operation is critical to avoid unwanted or incomplete writes when the complete burst write is not required. Please refer to DQM timing diagram also.

MODE REGISTER SET (MRS)

The mode register stores the data for controlling the various operating modes of SDRAM. It programs the CAS latency, burst type, burst length, test mode and various vendor specific options to make SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by asserting low on \overline{CS} , RAS, CAS and WE (The SDRAM should be in active mode with CKE already high prior to writing the mode register). The state of address pins $A_0 \sim A_0$ and $BA_0 \sim BA_1$ in the same cycle as \overline{CS} , RAS, CAS and WE going low is the data written in the mode register. Two clock cycles is required to complete the write in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on the fields of functions. The burst length field uses A₀ ~ A₂, burst type uses A₃, CAS latency (read latency from column address) use A₄ ~ A₆, vendor specific options or test mode use A7 ~ A8, A10/AP ~ An and BA0 ~ BA1. The write burst length is programmed using A9. A7 ~ A8, A10/ AP \sim An and BAo \sim BA1 must be set to low for normal SDRAM operation. Refer to the table for specific codes for various burst length, burst type and CAS latencies.



EXTENDED MODE REGISTER SET (EMRS)

The extended mode register stores the data for selecting partial self refresh or temperature compensated self refresh. EMRS cycle is not mandatory and the EMRS command needs to be issued only when either PASR or TCSR is used. The default state without EMRS command issued is +85°C and all 4 banks refreshed. The extended mode register is written by asserting low on CS, RAS, CAS, WE and high on BA1 ,low on BA0(The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0 ~ A11 in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} and WE going low is written in the extended mode register. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 - A2 are used for partila self refresh and A3 - A4 are used for Temprature compensated self refresh. "Low" on BA1 and "High" on BA0 are used for EMRS. All the other address pins except A0,A1,A2, BA1, BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.

BANK ACTIVATE.

The bank activate command is used to select a random row in an idle bank. By asserting low on \overline{RAS} and \overline{CS} with desired row and bank address, a row access is initiated. The read or write operation can occur after a time delay of tRCD(min) from the time of bank activation. tRCD is an internal timing parameter of SDRAM, therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing tRCD(min) with cycle time of the clock and then rounding off the result to the next higher integer.

The SDRAM has four internal banks in the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the activation of four banks simultaneously. Also the noise generated during sensing of each bank of SDRAM is high, requiring some time for power supplies to recover before another bank can be sensed reliably. tRRD(min) specifies the minimum time required between activating different bank. The number of clock cycles required between different bank activation must be calculated similar to tRCD specification. The minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by tRAS(min). Every SDRAM bank activate command must satisfy kas(min) specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by tRAS(max). The number of cycles for both tras(min) and tras(max) can be calculated similar to trcd specification.

BURST READ

The burst read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The burst read command is issued by asserting low on $\overline{\text{CS}}$ and $\overline{\text{CAS}}$ with WE being high on the positive edge of the clock. The bank must be active for at least tcc(min) before the burst read command is issued. The first output appears in CAS latency number of clock cycles after the issue of burst read command. The burst length, burst sequence and latency from the burst read command is determined by the mode register which is already programmed. The burst read can be initiated on any column address of the active row. The address wraps around if the initial address does not start from a boundary such that number of outputs from each I/O are equal to the burst length programmed in the mode register. The output goes into high-impedance at the end of the burst, unless a new burst read was initiated to keep the data output gapless. The burst read can be terminated by issuing another burst read or burst write in the same bank or the other active bank or a precharge command to the same bank. The burst stop command is valid at every page burst length.

BURST WRITE

The burst write command is similar to burst read command and is used to write data into the SDRAM on consecutive clock cycles in adjacent addresses depending on burst length and burst sequence. By asserting low on \overline{CS} , \overline{CAS} and \overline{WE} with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even though the internal writing can be completed yet. The writing can be completed by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length. The write burst can also be terminated by using DQM for blocking data and procreating the bank kdl after the last data input to be written into the active row. See DQM OPERATION also.

ALL BANKS PRECHARGE

All banks can be precharged at the same time by using Precharge all command. Asserting low on \overline{CS} , \overline{RAS} , and \overline{WE} with high on A10/AP after all banks have satisfied tRAS (min) requirement, performs precharge on all banks. At the end of tRP after performing precharge to all the banks, all banks are in idle state.

PRECHARGE

The precharge operation is performed on an active bank by asserting low on \overline{CS} , \overline{RAS} , \overline{WE} and A₁₀/AP with valid BA₀ ~ BA₁ of the bank to be precharged. The precharge command can be asserted anytime after tras(min) is satisfied from the bank active command in the desired bank. $track{RP}$ is defined as the minimum number of clock cycles required to complete row precharge is calculated by dividing $track{RP}$ with clock cycle time and rounding up to the next higher integer. Care should be taken to make sure that burst write is completed or DQM is used to inhibit writing before precharge command is asserted. The maximum time any bank can be active is specified by $track{RAS}$ (max). Therefore, each bank activate command. At the end of precharge, the bank enters the idle state and is ready to be activated again. Entry to Power down, Auto refresh, Self refresh and Mode register set etc. is possible only when all banks are in idle state.

AUTO PRECHARGE

The precharge operation can also be performed by using auto precharge. The SDRAM internally generates the timing to satisfy transfering the satisfy transfering to the programmed burst length and CAS latency. The auto precharge command is issued at the same time as burst read or burst write by asserting high on A10/AP. If burst read or burst write by asserting high on A10/AP, the bank is left active until a new command is asserted. Once auto precharge command is given, no new commands are possible to that particular bank until the bank achieves idle state.

AUTO REFRESH

The storage cells of 64Mb, 128Mb and 256Mb SDRAM need to be refreshed every 64ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells. The internal counter increments automatically on every auto refresh cycle to refresh all the rows. An auto refresh command is issued by asserting low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ with high on CKE and $\overline{\text{WE}}$. The auto refresh command can only be asserted with both banks being in idle state and the device is not in power down mode (CKE is high in the previous cycle). The time required to complete the auto refresh operation is specified by t RC (min). The minimum number of clock cycles required can be calculated by driving tRC with clock cycle time and them rounding up to the next higher integer. The auto refresh command must be followed by NOP's until the auto refresh operation is completed. All banks will be in the idle state at the end of auto refresh operation. The auto refresh is the preferred refresh mode when the SDRAM is being used for normal data transactions. The 64Mb and 128Mb SDRAM's auto refresh cycle can be performed once in 15.6us or a burst of 4096 auto refresh cycles once in 64ms. The 256Mb SDRAM's auto refresh cycle can be performed once in 7.8us or a burst of 8192 auto refresh cycles once in 64ms.



SELF REFRESH


The self refresh is another refresh mode available in the SDRAM. The self refresh is the preferred refresh mode for data retention and low power operation of SDRAM. In self refresh mode, the SDRAM disables the internal clock and all the input buffers except CKE. The refresh addressing and timing are internally generated to reduce power consumption.

The self refresh mode is entered from all banks idle state by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} and CKE with high on \overline{WE} . Once the self refresh mode is entered, only CKE state being low matters, all the other inputs including the clock are ignored in order to remain in the self refresh mode.


The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP's for a minimum time of RC before the SDRAM reaches idle state to begin normal operation. If the system uses burst auto refresh during normal operation, it is recommended to use burst 8192 auto refresh cycles for 256Mb and burst 4096 auto refresh cycles for 128Mb and 64Mb immediately after exiting in self refresh mode.

E. BASIC FEATURE AND FUNCTION DESCRIPTIONS

1. CLOCK Suspend



2. DQM Operation




*Note: 1. CKE to CLK disable/enable = 1CLK.

2. DQM makes data out Hi-Z after 2CLKs which should masked by CKE " $\mbox{L}^{\mbox{\tiny "}}$

3. DQM masks both data-in and data-out.



3. CAS Interrupt (I)




*Note: 1. By "Interrupt", It is meant to stop burst read/write by external command before the end of burst.

By "CAS Interrupt", to stop burst read/write by CAS access; read and write.

2. tccb: CAS to CAS delay. (=1CLK)

3. tcpl: Last data in to new column address delay. (=1CLK)


4. CAS Interrupt (II): Read Interrupted by Write & DQM



*Note: 1. To prevent bus contention, there should be at least one gap between data in and data out.




5. Write Interrupted by Precharge & DQM




*Note: 1. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.

- 2. To inhibit invalid write, DQM should be issued.
- 3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge interrupt but only another bank precharge of four banks operation.

6. Precharge



7. Auto Precharge



*Note: 1. SAMSUNG can support trpl=1CLK and trpl=2CLK for all memory devices. SAMSUNG recommends trpl=2CLK.


- 2. Number of valid output data after row precharge : 1, 2 $\,$ for CAS Latency = 2, 3 $\,$ respectively.
- 3. The row active command of the precharge bank can be issued after trp from this point.

 The new read/write command of other activated bank can be issued from this point.


 At burst read/write with auto precharge, CAS interrupt of the same bank is illegal
- 4. tDAL defined Last data in to Active delay. SAMSUNG can support tDAL=1CLK+20ns and 2CLK+20ns ,recommends tDAL=2CLK+20ns.



8. Burst Stop & Interrupted by Precharge



9. MRS



*Note:


- 1. SAMSUNG can support tRDL=1CLK and tRDL=2CLK for all memory devices. SAMSUNG recommends tRDL=2 CLK.
- 2. tbdl : 1 CLK ; Last data in to burst stop delay.

Read or write burst stop command is valid at every burst length.


- 3. Number of valid output data after row precharge or burst stop: 1, 2 for CAS latency= 2, 3 respectively.
- 4. PRE: All banks precharge is necessary.

MRS can be issued only at all banks precharge state.

10. Clock Suspend Exit & Power Down Exit



11. Auto Refresh & Self Refresh



*Note: 1. Active power down: one or more banks active state.

- 2. Precharge power down: all banks precharge state.
- 3. The auto refresh is the same as CBR refresh of conventional DRAM.

No precharge commands are required after auto refresh command.

During the from auto refresh command, any other command can not be accepted.

- 4. Before executing auto/self refresh command, all banks must be idle state.
- 5. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
- ${\small 6. \ During \ self \ refresh \ mode, \ refresh \ interval \ and \ refresh \ operation \ are \ performed \ internally.} \\$

After self refresh entry, self refresh mode is kept while CKE is low.

During self refresh mode, all inputs except CKE will be don't cared, and outputs will be in Hi-Z state.

For the time interval of $\ensuremath{\operatorname{frc}}$ from self refresh exit command, any other command can not be accepted.

Before/After self refresh mode, burst auto refresh cycle (4096 cycles for 64Mb & 128Mb, 8192 cycles for 256Mb) is recommended.

12. About Burst Type Control

Basic	Sequential Counting	At MRS A_3 = "0". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=1, 2, 4, 8 and full page.					
MODE	Interleave Counting	At MRS A ₃ = "1". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=4, 8. At BL=1, 2 Interleave Counting = Sequential Counting.					
Random MODE	Random column Access tccd = 1 CLK	Every cycle Read/Write Command with random column address can realize Random Column Access. That is similar to Extended Data Out (EDO) Operation of conventional DRAM.					

13. About Burst Length Control

	1	At MRS A _{2,1,0} = "000". At auto precharge, t _{RAS} should not be violated.
	2	At MRS A _{2,1,0} = "001". At auto precharge, t _{RAS} should not be violated.
Basic MODE	4	At MRS A _{2,1,0} = "010".
	8	At MRS A _{2,1,0} = "011".
	Full Page	At MRS $A_{2,1,0}$ = "111". Wrap around mode(infinite burst length) should be stopped by burst stop. RAS interrupt or \overline{CAS} interrupt.
Special MODE	BRSW	At MRS A ₉ = "1". Read burst =1, 2, 4, 8, full page write Burst =1. At auto precharge of write, tras should not be violated.
Random MODE	Burst Stop	tbdl= 1, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively Using burst stop command, any burst length control is possible.
Interrupt MODE	RAS Interrupt (Interrupted by Precharge)	Before the end of burst, Row precharge command of the same bank stops read/write burst with Row precharge. trdl = 2 with DQM, valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively. During read/write burst with auto precharge, RAS interrupt can not be issued.
INIODE	CAS Interrupt	Before the end of burst, new read/write stops read/write burst and starts new read/write burst. During read/write burst with auto precharge, CAS interrupt can not be issued.

FUNCTION TRUTH TABLE (TABLE 1)

Current State	<u>CS</u>	RAS	CAS	WE	ВА	Address	Action	Note
	Н	Х	Х	Х	Х	Х	NOP	
	L	Н	Н	Н	Х	Х	NOP	
	L	Н	Н	L	Х	Х	ILLEGAL	2
IDLE	L	Н	L	Х	BA	CA, A ₁₀ /AP	ILLEGAL	2
IDLL	L	L	Н	Н	BA	RA	Row (& Bank) Active ; Latch RA	
	L	L	Н	L	ВА	A ₁₀ /AP	NOP	4
	L	L	L	Н	Х	Х	Auto Refresh or Self Refresh	5
	L	L	L	L	OP code	OP code	Mode Register Access	5
	Н	Х	Х	Х	Х	Х	NOP	
	L	Н	Н	Н	Х	Х	NOP	
	L	Н	Н	L	Х	Х	ILLEGAL	2
Row	L	Н	L	Н	BA	CA, A ₁₀ /AP	Begin Read ; latch CA ; determine AP	
Active	L	Н	L	L	BA	CA, A ₁₀ /AP	Begin Read ; latch CA ; determine AP	
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A ₁₀ /AP	Precharge	- -
	L	L	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP (Continue Burst to End> Row Active)	_
	L	Н	Н	Н	X	X	NOP (Continue Burst to End> Row Active)	
	L	Н	Н	L	X	X	Term burst> Row active	
			+					_
Read	L	H	L	Н .	BA	CA, A ₁₀ /AP	Term burst, New Read, Determine AP	
	L	H	L	L	BA	CA, A ₁₀ /AP	Term burst, New Write, Determine AP	3
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A ₁₀ /AP	Term burst, Precharge timing for Reads	
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Χ	Х	Х	NOP (Continue Burst to End> Row Active)	
	L	Н	Н	Н	Х	Х	NOP (Continue Burst to End> Row Active)	
	L	Н	Н	L	X	X	Term burst> Row active	
Write	L	Н	L	Ι	BA	CA, A ₁₀ /AP	Term burst, New read, Determine AP	3
*******	L	Н	L	L	BA	CA, A ₁₀ /AP	Term burst, New Write, Determine AP	3
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A ₁₀ /AP	Term burst, precharge timing for Writes	3
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Х	Х	Х	NOP (Continue Burst to End> Precharge)	
	L	Н	Н	Н	Х	Х	NOP (Continue Burst to End> Precharge)	
Read with	L	Н	Н	L	Х	Х	ILLEGAL	
Auto Precharge	L	Н	L	Х	BA	CA, A ₁₀ /AP	ILLEGAL	
Frecharge	L	L	Н	X	BA	RA, RA ₁₀	ILLEGAL	2
	L	L	L	X	X	X	ILLEGAL	
	Н	X	X	X	X	X	NOP (Continue Burst to End> Precharge)	
	L	Н	Н	H	X	X	NOP (Continue Burst to End> Precharge)	-
Write with						X		
Auto	L	Н	Н	L	X		ILLEGAL	_
Precharge	L	Н	L	X	BA	CA, A ₁₀ /AP	ILLEGAL	
	L .	L	H	X	BA	RA, RA ₁₀	ILLEGAL	2
	L	L	L	X	X	X	ILLEGAL	_
	Н	Х	Х	Х	Х	Х	NOP> Idle after tRP	
	L	Н	Н	Н	X	Х	NOP> Idle after tRP	
Precharging	L	Н	Н	L	Х	Х	ILLEGAL	2
	L	Н	L	X	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A ₁₀ /AP	NOP> Idle after tRP	4

FUNCTION TRUTH TABLE (TABLE 1)

Current State	CS	RAS	CAS	WE	ВА	Address	Action	Note
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Х	X	Х	NOP> Row Active after tRCD	
D	L	Н	Н	Н	Х	Х	NOP> Row Active after tRCD	
Row Activating	L	Н	Н	L	X	Х	ILLEGAL	2
Touvaing	L	Н	L	Х	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A ₁₀ /AP	ILLEGAL	2
	L	L	L	Х	X	Х	ILLEGAL	
	Н	Х	Х	Х	Х	Х	NOP> Idle after trc	
	L	Н	Н	Х	X	Х	NOP> Idle after trc	
Refreshing	L	Н	L	Х	X	Х	ILLEGAL	
	L	L	Н	Х	X	Х	ILLEGAL	
	L	L	L	Х	X	Х	ILLEGAL	
	Н	Х	Х	Х	X	Х	NOP> Idle after 2 clocks	
Mode	L	Н	Н	Н	X	Х	NOP> Idle after 2 clocks	
Register Accessing	L	Н	Н	L	Х	Х	ILLEGAL	
	L	Н	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	ILLEGAL	

Abbreviations: RA = Row Address BA = Bank Address

NOP = No Operation Command CA = Column Address AP = Auto Precharge

*Note:

- 1. All entries assume the CKE was active (High) during the precharge clock and the current clock cycle.
- 2. Illegal to bank in specified state; Function may be legal in the bank indicated by BA, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 4. NOP to bank precharging or in idle state. May precharge bank indicated by BA (and A₁₀/AP).
- 5. Illegal if any bank is not idle.

FUNCTION TRUTH TABLE (TABLE 2)

Current State	CKE (n-1)	CKE n	CS	RAS	CAS	WE	Address	Action	Note
	Н	Х	Х	Х	Х	Х	Х	Exit Self Refresh> Idle after tRFC (ABI)	
	L	Н	Н	Х	Х	Х	Х	Exit Self Refresh> Idle after trec (ABI)	6
Self	L	Н	L	Н	Н	Н	Х	Exit Self Refresh> Idle after trec (ABI)	6
Refresh	L	Н	L	Н	Н	L	Х	ILLEGAL	
	L	Η	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self Refresh)	
	Н	Х	Х	Х	Х	Х	Х	INVALID	
All	L	Н	Н	Х	Х	Х	Х	Exit Power Down> ABI	
Banks	L	Н	L	Н	Н	Н	Х	Exit Power Down> ABI	7
Precharge	L	Н	L	Н	Н	L	Х	ILLEGAL	7
Power Down	L	Н	L	Н	L	Х	Х	ILLEGAL	
Down	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Low Power Mode)	
	Н	Н	Х	Х	Х	Х	Х	Refer to Table 1	
	Н	L	Н	Х	Х	Х	Х	Enter Power Down	
	Н	L	L	Н	Н	Н	Х	Enter Power Down	8
All Banks	Н	L	L	Н	Н	L	Х	ILLEGAL	8
Idle	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Н	Н	RA	Row (& Bank) Active	
	Н	L	L	L	L	Н	Х	Enter Self Refresh	8
	Н	L	L	L	L	L	OP Code	Mode Register Access	
	L	L	Χ	Х	Х	Х	Х	NOP	
Any State	Н	Н	Χ	Х	Х	Х	Х	Refer to Operations in Table 1	
other than	Н	L	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle	9
Listed	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle	9
above	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend	

Abbreviations: ABI = All Banks Idle, RA = Row Address

*Note:

- 6. CKE low to high transition is asynchronous.
- 7. CKE low to high transition is asynchronous if restarts internal clock.

A minimum setup time 1CLK + tss must be satisfied before any command other than exit.

- 8. Power down and self refresh can be entered only from the both banks idle state.
- 9. Must be a legal command.

Single Bit Read - Write - Read Cycle(Same Page) @CAS Latency=3, Burst Length=1

Power Up Sequence

Read & Write Cycle at Same Bank @Burst Length=4, tRDL=1CLK

Read & Write Cycle at Same Bank @Burst Length=4, tRDL=2CLK

Page Read & Write Cycle at Same Bank @Burst Length=4, tRDL=1CLK

Page Read & Write Cycle at Same Bank @Burst Length=4, tRDL=2CLK

Page Read Cycle at Different Bank @Burst Length=4

Page Write Cycle at Different Bank @Burst Length=4, tRDL=1CLK

Page Write Cycle at Different Bank @Burst Length=4, tRDL=2CLK

Read & Write Cycle at Different Bank @Burst Length=4

Read & Write Cycle With Auto Precharge I @Burst Length=4

Read & Write Cycle With Auto Precharge II @Burst Length=4

Clock Suspension & DQM Operation Cycle @CAS Letency=2, Burst Length=4

Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Full Page Burst

Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Full Page Burst, tRDL=1CLK

Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Full Page Burst, tRDL=2CLK

Burst Read Single bit Write Cycle @Burst Length =2


Active/precharge Power Down Mode @CAS Latency=2 Burst Length=4

Self Refresh Entry & Exit Cycle & Exit Cycle

Mode Register Set Cycle

Auto Refresh Cycle

Single Bit Read-Write-Read Cycle(Same Page) @CAS Latency=3, Burst Length=1



: Don't care

*Note:

- 1. All input except CKE & DQM can be don't care when $\overline{\text{CS}}$ is high at the CLK high going edge.
- 2. Bank active & read/write are controlled by BA0~BA1.


64Mb/	128Mb	256	Mb	Active & Read/Write		
BA0	BA1	BA0	BA1	Active a Read/Write		
0	0	0	0	Bank A		
0	1	1	0	Bank B		
1	0	0	1	Bank C		
1	1	1	1	Bank D		

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command

A10/AP	64Mb/	128Mb	256	BMb	Operation
ATO/AI	BA0	BA1	BA0	BA1	Орегация
	0	0	0	0	Disable auto precharge, leave bank A active at end of burst.
0	0	1	1	0	Disable auto precharge, leave bank B active at end of burst.
	1	0	0	1	Disable auto precharge, leave bank C active at end of burst.
	1	1	1	1	Disable auto precharge, leave bank D active at end of burst.
	0	0	0	0	Enable auto precharge, precharge bank A at end of burst.
1	0	1	1	0	Enable auto precharge, precharge bank B at end of burst.
'	1	0	0	1	Enable auto precharge, precharge bank C at end of burst.
	1	1	1	1	Enable auto precharge, precharge bank D at end of burst.

4. A10/AP and BA0~BA1 control bank precharge when precharge command is asserted.

A10/AP	64Mb/1	I28Mb	256	Mb	Precharge		
ATO/AI	BA0	BA1	BA0	BA1	Fredialge		
0	0	0	0	0	Bank A		
0	0	1	1	0	Bank B		
0	1	0	0	1	Bank C		
0	1	1	1	1	Bank D		
1	х	х	х	х	All Banks		




- 1. Apply power and start clock, Attempt to maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
- 2. Power is applied to VDD and VDDQ (simultaneously).
- 3. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 4. Issue precharge commands for all banks of the devices.
- 5. Issue 2 or more auto-refresh commands.
- 6. Issue a mode register set command to initialize the mode register.

Note: 1. In order to assert normal MRS, BA0 and BA1 should set "0" absolutely.



Read & Write Cycle at Same Bank @Burst Length=4, tRDL=1CLK




: Don't care

*Note: 1. Minimum row cycle times is required to complete internal DRAM operation.

- 2. Row precharge can interrupt burst on any cycle. [CAS Latency 1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clcok.
- 3. Access time from Row active command. tcc *(trcd + CAS | tency 1) + tsac
- 4. Ouput will be Hi-Z after the end of burst. (1, 2, 4, 8 & Full page bit burst)



Read & Write Cycle at Same Bank @Burst Length=4, tRDL=2CLK




: Don't care

*Note: 1. Minimum row cycle times is required to complete internal DRAM operation.

- 2. Row precharge can interrupt burst on any cycle. [CAS Latency 1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clcok.
- 3. Access time from Row active command. tcc *(trcd + CAS | tency 1) + tsac
- 4. Ouput will be Hi-Z after the end of burst. (1, 2, 4, 8 & Full page bit burst)



Page Read & Write Cycle at Same Bank @Burst Length=4, tRDL=1CLK




*Note: 1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.

- 2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
- 3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
- 4. tDAL, last data in to active delay, is 1CLK + 20ns



Page Read & Write Cycle at Same Bank @Burst Length=4, tRDL=2CLK




*Note: 1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.

- 2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
- 3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
- 4. tDAL ,last data in to active delay, is 2CLK + 20ns.




Page Read Cycle at Different Bank @Burst Length=4



*Note: 1. \overline{CS} can be don't cared when \overline{RAS} , \overline{CAS} and \overline{WE} are high at the clock high going dege.

^{2.} To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.


Page Write Cycle at Different Bank @Burst Length=4, tRDL=1CLK



*Note: 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.


Page Write Cycle at Different Bank @Burst Length=4, tRDL=2CLK



*Note: 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.


2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.

Read & Write Cycle at Different Bank @Burst Length=4



*Note: 1. tcpl should be met to complete write.

Read & Write Cycle with Auto Precharge I @Burst Length=4




*Note1: When Read(Write) command with auto precharge is issued at A-Bank after A and B Bank activation.

- if Read(Write) command without auto precharge is issued at B-Bank before A-Bank auto precharge starts, A-Bank auto precharge will start at B-Bank read command input point.
- any command can not be issued at A-Bank during tRP after A-Bank auto precharge starts.




Read & Write Cycle with Auto Precharge II @Burst Length=4



*Note 1: Any command to A-bank is not allowed in this period. tRP is determined from at auto precharge start point


Clock Suspension & DQM Operation Cycle @CAS Latency=2, Burst Length=4



*Note1: DQM is needed to prevent bus contention.



Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Full Page Burst




: Don't care

*Note: 1. At full page mode, burst is finished by burst stop or precharge.

- 2. About the valid DQs after burst stop, it is same as the case of RAS interrupt. Both cases are illustrated above timing diagram. See the label 1, 2 on them. But at burst write, Burst stop and RAS interrupt should be compared carefully. Refer the timing diagram of "Full page write burst stop cycle".
- 3. Burst stop is valid at every burst length.



Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Full Page Burst, tRDL=1CLK



*Note: 1. At full page mode, burst is finished by burst stop or precharge.

2. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trpl.

DQM at write interrupted by precharge command is needed to prevent invalid write.

DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

3. Burst stop is valid at every burst length.



: Don't care

Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Full Page Burst, tRDL=2CLK



*Note: 1. At full page mode, burst is finished by burst stop or precharge.

2. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trpl.

DQM at write interrupted by precharge command is needed to prevent invalid write.


DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

3. Burst stop is valid at every burst length.



: Don't care

Burst Read Single bit Write Cycle @Burst Length=2




*Note: 1. BRSW modes is enabled by setting A₉ "High" at MRS (Mode Register Set).

At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.

2. When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated. Auto precharge is executed at the burst-end cycle, so in the case of BRSW write command, the next cycle starts the precharge.



Active/Precharge Power Down Mode @CAS Latency=2, Burst Length=4




: Don't Care

*Note: 1. Both banks should be in idle state prior to entering precharge power down mode.

- 2. CKE should be set high at least 1CLK + tss prior to Row active command.
- 3. Can not violate minimum refresh specification. (64ms)



Self Refresh Entry & Exit Cycle




*Note: TO ENTER SELF REFRESH MODE

- 1. CS, RAS & CAS with CKE should be low at the same clcok cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low". cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CS starts from high.
- 6. Minimum tRC is required after CKE going high to complete self refresh exit.
- 7. 4K cycle(64Mb,128Mb) or 8K cycle(256Mb) of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.





MODE REGISTER SET CYCLE

*Note:

- 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{BA0}}$, $\overline{\text{BA1}}$ & $\overline{\text{WE}}$ activation at the same clock cycle with address key will set internal mode register.
- 2. Minimum 2 clock cycles should be met before new $\overline{\text{RAS}}$ activation.
- 3. Please refer to Mode Register Set table.



^{*} All banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.