

Document Title

256Kx36 & 512Kx18 Synchronous Pipelined SRAM

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
Rev. 0.0	- Preliminary specification release	Mar. 1999	Preliminary
Rev. 1.0	- Final specification release	Nov. 1999	Final
Rev. 2.0	- Function Description modified	Mar. 2002	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.




ELECTRONICS

256Kx36 & 512Kx18 Synchronous Pipelined SRAM**FEATURES**

- 256Kx36 or 512Kx18 Organizations.
- 2.5V VDD/1.5V VDDQ.
- HSTL Input and Output Levels.
- Differential, HSTL Clock Inputs K, \bar{K} .
- Synchronous Read and Write Operation
- Registered Input and Registered Output
- Internal Pipeline Latches to Support Late Write.
- Byte Write Capability(four byte write selects, one for each 9bits)
- Synchronous or Asynchronous Output Enable.
- Power Down Mode via ZZ Signal.
- Programmable Impedance Output Drivers.
- JTAG Boundary Scan (subset of IEEE std. 1149.1).
- 119(7x17)Pin Ball Grid Array Package(14mmx22mm).

Organization	Part Number	Cycle Time	Access Time
256Kx36	K7P803666M-H25	4.0	2.0
	K7P803666M-H21	5.0	2.0
	K7P803666M-H20	5.0	2.5
512Kx18	K7P801866M-H25	4.0	2.0
	K7P801866M-H21	5.0	2.0
	K7P801866M-H20	5.0	2.5

FUNCTIONAL BLOCK DIAGRAM**PIN DESCRIPTION**

Pin Name	Pin Description	Pin Name	Pin Description
K, \bar{K}	Differential Clocks	ZZ	Asynchronous Power Down
SAn	Synchronous Address Input	ZQ	Output Driver Impedance Control
DQn	Bi-directional Data Bus	TCK	JTAG Test Clock
\bar{SS}	Synchronous Select	TMS	JTAG Test Mode Select
\bar{SW}	Synchronous Global Write Enable	TDI	JTAG Test Data Input
\bar{SWa}	Synchronous Byte a Write Enable	TDO	JTAG Test Data Output
\bar{SWb}	Synchronous Byte b Write Enable	VREF	HSTL Input Reference Voltage
\bar{SWc}	Synchronous Byte c Write Enable	VDD	Power Supply
\bar{SWd}	Synchronous Byte d Write Enable	VDDQ	Output Power Supply
M1, M2	Read Protocol Mode Pins (M1=Vss, M2=Vdd)	Vss	GND
\bar{G}	Asynchronous Output Enable	NC	No Connection



ELECTRONICS

K7P803666M**K7P801866M****256Kx36 & 512Kx18 SRAM****PACKAGE PIN CONFIGURATIONS(TOP VIEW)****K7P803666M(256Kx36)**

	1	2	3	4	5	6	7
A	VDDQ	SA ₁₃	SA ₁₀	NC	SA ₇	SA ₄	VDDQ
B	NC	NC	SA ₉	NC	SA ₈	SA ₁₇	NC
C	NC	SA ₁₂	SA ₁₁	V _{DD}	SA ₆	SA ₅	NC
D	DQc ₈	DQc ₉	V _{SS}	ZQ	V _{SS}	DQb ₉	DQb ₈
E	DQc ₆	DQc ₇	V _{SS}	SW	V _{SS}	DQb ₇	DQb ₆
F	VDDQ	DQc ₅	V _{SS}	G	V _{SS}	DQb ₅	VDDQ
G	DQc ₃	DQc ₄	SWc	NC	SWb	DQb ₄	DQb ₃
H	DQc ₁	DQc ₂	V _{SS}	NC	V _{SS}	DQb ₂	DQb ₁
J	VDDQ	V _{DD}	V _{REF}	V _{DD}	V _{REF}	V _{DD}	VDDQ
K	DQd ₁	DQd ₂	V _{SS}	K	V _{SS}	DQa ₂	DQa ₁
L	DQd ₃	DQd ₄	SWd	K	SWa	DQa ₄	DQa ₃
M	VDDQ	DQd ₅	V _{SS}	SW	V _{SS}	DQa ₅	VDDQ
N	DQd ₆	DQd ₇	V _{SS}	SA ₀	V _{SS}	DQa ₇	DQa ₆
P	DQd ₈	DQd ₉	V _{SS}	SA ₁	V _{SS}	DQa ₉	DQa ₈
R	NC	SA ₁₅	M ₁	V _{DD}	M ₂	SA ₂	NC
T	NC	NC	SA ₁₄	SA ₁₆	SA ₃	NC	ZZ
U	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ

K7P801866M(512Kx18)

	1	2	3	4	5	6	7
A	VDDQ	SA ₁₃	SA ₁₀	NC	SA ₇	SA ₄	VDDQ
B	NC	NC	SA ₉	NC	SA ₈	SA ₁₇	NC
C	NC	SA ₁₂	SA ₁₁	V _{DD}	SA ₆	SA ₅	NC
D	DQb ₁	NC	V _{SS}	ZQ	V _{SS}	DQa ₉	NC
E	NC	DQb ₂	V _{SS}	SW	V _{SS}	NC	DQa ₈
F	VDDQ	NC	V _{SS}	G	V _{SS}	DQa ₇	VDDQ
G	NC	DQb ₃	SWb	NC	NC	NC	DQa ₆
H	DQb ₄	NC	V _{SS}	NC	V _{SS}	DQa ₅	NC
J	VDDQ	V _{DD}	V _{REF}	V _{DD}	V _{REF}	V _{DD}	VDDQ
K	NC	DQb ₅	V _{SS}	K	V _{SS}	NC	DQa ₄
L	DQb ₆	NC	NC	K	SWa	DQa ₃	NC
M	VDDQ	DQb ₇	V _{SS}	SW	V _{SS}	NC	VDDQ
N	DQb ₈	NC	V _{SS}	SA ₀	V _{SS}	DQa ₂	NC
P	NC	DQb ₉	V _{SS}	SA ₁	V _{SS}	NC	DQa ₁
R	NC	SA ₁₅	M ₁	V _{DD}	M ₂	SA ₂	NC
T	NC	SA ₁₈	SA ₁₄	NC	SA ₃	SA ₁₆	ZZ
U	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ



ELECTRONICS

FUNCTION DESCRIPTION

The K7P803666M and K7P801866M are 9,437,184 bit Synchronous Pipeline Burst Mode SRAM devices. They are organized as 262,144 words by 36 bits for K7P803666M and 524,288 words by 18 bits for K7P801866M, fabricated using Samsung's advanced CMOS technology.

Single differential HSTL level K clocks are used to initiate read/write operation and all internal operations are self-timed. At the rising edge of K clock, Addresses, Write Enables, Synchronous Select and Data Ins are registered internally. Data outs are updated from output registers at the next rising edge of K clock. An internal write data buffer allows write data to follow one cycle after addresses and controls. The package is 119(7x17) Ball Grid Array with balls on a 1.27mm pitch.

Read Operation

During read operations, addresses and controls are registered during the first rising edge of K clock and then the internal array is read between first and second edges of K clock. Data outputs are updated from output registers off the second rising edge of K clock. During consecutive read operations where the address is the same, the data output must be held constant without any glitches. This characteristic is because the SRAM will be read by devices that will operate slower than the SRAM frequency and will require multiple SRAM cycles to perform a single read operation.

Write Operation(Late Write)

During write operations, addresses and controls are registered at the first rising edge of K clock and data inputs are registered at the following rising edge of K clock. Write addresses and data inputs are stored in the data in registers until the next write operation, and only at the next write operation are data inputs fully written into SRAM array. Byte write operation is supported using SW[a:d] and the timing of SW[a:d] is the same as the SW signal.

Bypass Read Operation

Bypass read operation occurs when the last write operation is followed by a read operation where write and read addresses are identical. For this case, data outputs are from the data in registers instead of SRAM array. Bypass read operation occurs on a byte to byte basis. If only one byte is written during a write operation but a read operation is required on the same address, a partial bypass read operation occurs since the new byte data is from the data in registers while the remaining bytes are from SRAM array.

Sleep Mode

Sleep mode is a low power mode initiated by bringing the asynchronous ZZ pin high. During sleep mode, all other inputs are ignored and outputs are brought to a High-Impedance state. Sleep mode current and output High-Z are guaranteed after the specified sleep mode enable time. During sleep mode the memory array data content is preserved. Sleep mode must not be initiated until after all pending operations have completed, since any pending operation will not be guaranteed once sleep mode is initiated. Normal operations can be resumed by bringing the ZZ pin low, but only after the specified sleep mode recovery time.

Mode Control

There are two mode control select pins (M1 and M2) used to set the proper read protocol. This SRAM supports single clock pipelined operating mode. For proper specified device operation, M1 must be connected to Vss and M2 must be connected to Vdd. These mode pins must be set at power-up and must not change during device operation.

Programmable Impedance Output Driver

The data output driver impedance is adjusted by an external resistor, RQ, connected between ZQ pin and Vss, and is equal to $RQ/5$. For example, 250Ω resistor will give an output impedance of 50Ω . Output driver impedance tolerance is 15% by test(10% by design) and is periodically readjusted to reflect the changes in supply voltage and temperature. Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles. They may also occur in cycles initiated with G high. In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM. Impedance updates occur no more often than every 32 clock cycles. Clock cycles are counted whether the SRAM is selected or not and proceed regardless of the type of cycle being executed. Therefore, the user can be assured that after 33 continuous read cycles have occurred, an impedance update will occur the next time G is high at a rising edge of the K clock. There are no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles. The output buffers can also be programmed in a minimum impedance configuration by connecting ZQ to Vss or Vdd.

Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: Vss, Vdd, Vddq, Vref, then Vin. Vdd and Vddq can be applied simultaneously, as long as Vddq does not exceed Vdd by more than 0.5V during power-up. The following power-down supply voltage removal sequence is recommended: Vin, Vref, Vddq, Vdd, Vss. Vdd and Vddq can be removed simultaneously, as long as Vddq does not exceed Vdd by more than 0.5V during power-down.



TRUTH TABLE

K	ZZ	G	SS	SW	SWa	SWb	SWc	SWd	DQa	DQb	DQc	DQd	Operation	
X	H	X	X	X	X	X	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Power Down Mode. No Operation	
X	L	H	X	X	X	X	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Output Disabled.	
↑	L	L	H	X	X	X	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Output Disabled. No Operation	
↑	L	L	L	H	X	X	X	X	DOUT	DOUT	DOUT	DOUT	Read Cycle	
↑	L	X	L	L	H	H	H	H	Hi-Z	Hi-Z	Hi-Z	Hi-Z	No Bytes Written	
↑	L	X	L	L	L	H	H	H	DIN	Hi-Z	Hi-Z	Hi-Z	Write first byte	
↑	L	X	L	L	H	L	H	H	Hi-Z	DIN	Hi-Z	Hi-Z	Write second byte	
↑	L	X	L	L	H	H	L	H	Hi-Z	Hi-Z	DIN	Hi-Z	Write third byte	
↑	L	X	L	L	H	H	H	L	Hi-Z	Hi-Z	Hi-Z	DIN	Write fourth byte	
↑	L	X	L	L	L	L	L	L	DIN	DIN	DIN	DIN	Write all bytes	

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Note
Core Supply Voltage Relative to Vss	VDD	-0.5 to 3.0	V	
Output Supply Voltage Relative to Vss	VDDQ	-0.5 to 3.0	V	
Voltage on any I/O pin Relative to Vss	VTERM	-0.5 to VDD+0.5	V	
Output Short-Circuit Current	IOUT	25	mA	
Operating Temperature	TOPR	0 to 70	°C	
Storage Temperature	TSTG	-55 to 125	°C	

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Note
Core Power Supply Voltage	VDD	2.35	2.5	2.65	V	
Output Power Supply Voltage	VDDQ	1.4	1.5	1.6	V	
Input High Level	VIH	VREF+0.1	-	VDDQ+0.3	V	
Input Low Level	VIL	-0.3	-	VREF-0.1	V	
Input Reference Voltage	VREF	0.6	VDDQ/2	2VDDQ/3	V	
Clock Input Signal Voltage	VIN-CLK	-0.3	-	VDDQ+0.3	V	
Clock Input Differential Voltage	Vdif-CLK	0.1	-	VDDQ+0.6	V	
Clock Input Common Mode Voltage	Vcm-CLK	0.6	VDDQ/2	2VDDQ/3	V	



PIN CAPACITANCE

Parameter	Symbol	Typ	Max	Unit
Input Capacitance	C _{IN}	-	4	pF
Output Capacitance	C _{OUT}	-	6	pF

NOTE : Periodically sampled and not 100% tested.(dV=0V, f=1MHz)

DC CHARACTERISTICS


Parameter	Symbol	Min	Max	Unit	Note
Average Power Supply Operating Current-x36 (V _{IN} =V _{IH} or V _{IL} , ZZ & SS=V _{IL})	I _{DD4} I _{DD5}	-	600 550	mA	1, 2
Average Power Supply Operating Current-x18 (V _{IN} =V _{IH} or V _{IL} , ZZ & SS=V _{IL})	I _{DD4} I _{DD5}	-	550 500	mA	1, 2
Power Supply Standby Current (V _{IN} =V _{IH} or V _{IL} , ZZ=V _{IH})	I _{SBZZ}	-	60	mA	1
Active Standby Power Supply Current (V _{IN} =V _{IH} or V _{IL} , SS=V _{IH} , ZZ=V _{IL})	I _{SBSS}	-	200	mA	1
Input Leakage Current (V _{IN} =V _{SS} or V _{DDQ})	I _{LI}	-1	1	µA	
Output Leakage Current (V _{OUT} =V _{SS} or V _{DDQ} , DQ in High-Z)	I _{LO}	-1	1	µA	
Output High Voltage(Programmable Impedance Mode)	V _{OH1}	V _{DDQ} /2	V _{DDQ}	V	3, 5
Output Low Voltage(Programmable Impedance Mode)	V _{OL1}	V _{SS}	V _{DDQ} /2	V	4, 5
Output High Voltage(I _{OH} =-0.1mA)	V _{OH2}	V _{DDQ} -0.2	V _{DDQ}	V	6
Output Low Voltage(I _{OL} =0.1mA)	V _{OL2}	V _{SS}	0.2	V	6
Output High Voltage(I _{OH} =-6mA)	V _{OH3}	V _{DDQ} -0.4	V _{DDQ}	V	6
Output Low Voltage(I _{OL} =6mA)	V _{OL3}	V _{SS}	0.4	V	6

- NOTE :1. Minimum cycle. I_{OUT}=0mA.
 2. 50% read cycles.
 3. |I_{OH}|=(V_{DDQ}/2)/(RQ/5)±10% @V_{OH}=V_{DDQ}/2 for 175Ω ≤ RQ ≤ 350Ω.
 4. |I_{OL}|=(V_{DDQ}/2)/(RQ/5)±10% @V_{OL}=V_{DDQ}/2 for 175Ω ≤ RQ ≤ 350Ω.
 5. Programmable Impedance Output Buffer Mode. The ZQ pin is connected to V_{SS} through RQ.
 6. Minimum Impedance Output Buffer Mode. The ZQ pin is connected to V_{SS} or V_{DD}.



K7P803666M**K7P801866M****256Kx36 & 512Kx18 SRAM****AC TEST CONDITIONS**

Parameter	Symbol	Value	Unit
Core Power Supply Voltage	V _{DD}	2.35~2.65	V
Output Power Supply Voltage	V _{DDQ}	1.4~1.6	V
Input High/Low Level	V _{IH/VIL}	1.25/0.25	V
Input Reference Level	V _{REF}	0.75	V
Input Rise/Fall Time	T _{R/T_F}	1.0/1.0	ns
Input and Out Timing Reference Level		0.75	V
Clock Input Timing Reference Level		Cross Point	V

NOTE : Parameters are tested with R_Q=250Ω and V_{DDQ}=1.5V.**AC TEST OUTPUT LOAD**

*Capacitive load consists of all components
of the tester environment


AC CHARACTERISTICS

Parameter	Symbol	-25		-21		-20		Unit	Note
		Min	Max	Min	Max	Min	Max		
Clock Cycle Time	t _{HKH}	4.0	-	5.0	-	5.0	-	ns	
Clock High Pulse Width	t _{HKL}	1.2	-	1.2	-	1.2	-	ns	
Clock Low Pulse Width	t _{KLH}	1.2	-	1.2	-	1.2	-	ns	
Clock High to Output Valid	t _{HQV}	-	2.0	-	2.0	-	2.5	ns	
Clock High to Output Hold	t _{HQX}	0.5	-	0.5	-	0.5	-	ns	
Address Setup Time	t _{AVH}	0.5	-	0.5	-	0.5	-	ns	
Address Hold Time	t _{AHX}	0.75	-	0.75	-	0.75	-	ns	
Write Data Setup Time	t _{DVH}	0.5	-	0.5	-	0.5	-	ns	
Write Data Hold Time	t _{DHD}	0.75	-	0.75	-	0.75	-	ns	
SW, SW[a:d] Setup Time	t _{WVH}	0.5	-	0.5	-	0.5	-	ns	
SW, SW[a:d] Hold Time	t _{WHX}	0.75	-	0.75	-	0.75	-	ns	
SS Setup Time	t _{SVH}	0.5	-	0.5	-	0.5	-	ns	
SS Hold Time	t _{SHX}	0.75	-	0.75	-	0.75	-	ns	
Clock High to Output Hi-Z	t _{HQZ}	-	2.0	-	2.0	-	2.5	ns	
Clock High to Output Low-Z	t _{HQX1}	0.5	-	0.5	-	0.5	-	ns	
G High to Output High-Z	t _{GHQZ}	-	2.0	-	2.0	-	2.5	ns	
G Low to Output Low-Z	t _{GLQX}	0.5	-	0.5	-	0.5	-	ns	
G Low to Output Valid	t _{GLQV}	-	2.0	-	2.0	-	2.0	ns	
ZZ High to Power Down(Sleep Time)	t _{ZZE}	-	8.0	-	10.0	-	10.0	ns	
ZZ Low to Recovery(Wake-up Time)	t _{ZZR}	-	8.0	-	10.0	-	10.0	ns	



ELECTRONICS


TIMING WAVEFORMS OF NORMAL ACTIVE CYCLES ($\overline{\text{SS}}$ Controlled, $\overline{\text{G}}=\text{Low}$)



NOTE

1. D₃ is the input data written in memory location A₃.
2. Q₄ is the output data read from the write data buffer(not from the cell array), as a result of address A₄ being a match from the last write cycle address.


TIMING WAVEFORMS OF NORMAL ACTIVE CYCLES ($\overline{\text{G}}$ Controlled, $\overline{\text{SS}}=\text{Low}$)



NOTE

1. D₃ is the input data written in memory location A₃.
2. Q₄ is the output data read from the write data buffer(not from the cell array), as a result of address A₄ being a match from the last write cycle address.


TIMING WAVEFORMS OF STANDBY CYCLES



IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

The SRAM provides a limited set of IEEE standard 1149.1 JTAG functions. This is to test the connectivity during manufacturing between SRAM, printed circuit board and other components. Internal data is not driven out of SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and therefore can be left unconnected. But they may also be tied to Vdd through a resistor. TDO should be left unconnected.

JTAG Block Diagram




JTAG Instruction Coding

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	SAMPLE-Z	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	2
0	1	0	SAMPLE-Z	Boundary Scan Register	1
0	1	1	BYPASS	Bypass Register	3
1	0	0	SAMPLE	Boundary Scan Register	4
1	0	1	BYPASS	Bypass Register	3
1	1	0	BYPASS	Bypass Register	3
1	1	1	BYPASS	Bypass Register	3

NOTE :

1. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
3. Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
4. SAMPLE instruction does not places DQs in Hi-Z.

TAP Controller State Diagram



SCAN REGISTER DEFINITION

Part	Instruction Register	Bypass Register	ID Register	Boundary Scan
256Kx36	3 bits	1 bits	32 bits	70 bits
512Kx18	3 bits	1 bits	32 bits	51 bits

ID REGISTER DEFINITION

Part	Revision Number (31:28)	Part Configuration (27:18)	Vendor Definition (17:12)	Samsung JEDEC Code (11: 1)	Start Bit(0)
256Kx36	0000	00110 00100	XXXXXX	00001001110	1
512Kx18	0000	00111 00011	XXXXXX	00001001110	1

BOUNDARY SCAN EXIT ORDER(x36)

36	3B	SA9		SA8	5B	35
37	2B	NC		SA17	6B	34
38	3A	SA10		SA7	5A	33
39	3C	SA11		SA6	5C	32
40	2C	SA12		SA5	6C	31
41	2A	SA13		SA4	6A	30
42	2D	DQc9		DQb9	6D	29
43	1D	DQc8		DQb8	7D	28
44	2E	DQc7		DQb7	6E	27
45	1E	DQc6		DQb6	7E	26
46	2F	DQc5		DQb5	6F	25
47	2G	DQc4		DQb4	6G	24
48	1G	DQc3		DQb3	7G	23
49	2H	DQc2		DQb2	6H	22
50	1H	DQc1		DQb1	7H	21
51	3G	SWc		SWb	5G	20
52	4D	ZQ		G	4F	19
53	4E	SS		K	4K	18
54	4G	NC		K	4L	17
55	4H	NC		SWa	5L	16
56	4M	SW		DQa1	7K	15
57	3L	SWd		DQa2	6K	14
58	1K	DQd1		DQa3	7L	13
59	2K	DQd2		DQa4	6L	12
60	1L	DQd3		DQa5	6M	11
61	2L	DQd4		DQa6	7N	10
62	2M	DQd5		DQa7	6N	9
63	1N	DQd6		DQa8	7P	8
64	2N	DQd7		DQa9	6P	7
65	1P	DQd8		ZZ	7T	6
66	2P	DQd9		SA3	5T	5
67	3T	SA14		SA2	6R	4
68	2R	SA15		SA16	4T	3
69	4N	SA0		SA1	4P	2
70	3R	M1		M2	5R	1

BOUNDARY SCAN EXIT ORDER(x18)

26	3B	SA9		SA8	5B	25
27	2B	NC		SA17	6B	24
28	3A	SA10		SA7	5A	23
29	3C	SA11		SA6	5C	22
30	2C	SA12		SA5	6C	21
31	2A	SA13		SA4	6A	20
				DQa9	6D	19
32	1D	DQb1				
33	2E	DQb2				
				DQa8	7E	18
				DQa7	6F	17
34	2G	DQb3				
				DQa6	7G	16
				DQa5	6H	15
35	1H	DQb4				
36	3G	SWb				
37	4D	ZQ		G	4F	14
38	4E	SS		K	4K	13
39	4G	NC		K	4L	12
40	4H	NC		SWa	5L	11
41	4M	SW		DQa4	7K	10
42	2K	DQb5		DQa3	6L	9
43	1L	DQb6				
44	2M	DQb7		DQa2	6N	8
45	1N	DQb8		DQa1	7P	7
				ZZ	7T	6
46	2P	DQb9		SA3	5T	5
47	3T	SA14		SA2	6R	4
48	2R	SA15				
49	4N	SA0		SA1	4P	3
50	2T	SA18		SA16	6T	2
51	3R	M1		M2	5R	1

NOTE : 1. Pin 2B is a no connection pin to internal chip. This pin is a place holder for 16M part and the scanned data is fixed to "0" for this 8M part.
2. Pins 4G and 4H are no connection pin to internal chip. The scanned data are fixed to "0" and "1" respectively.



JTAG DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Note
Power Supply Voltage	V _{DD}	2.35	2.5	2.65	V	
Input High Level	V _{IH}	1.7	-	V _{DD} +0.3	V	
Input Low Level	V _{IL}	-0.3	-	0.7	V	
Output High Voltage(I _{OH} =-2mA)	V _{OH}	2.0	-	V _{DD}	V	
Output Low Voltage(I _{OL} =2mA)	V _{OL}	V _{SS}	-	0.4	V	

NOTE : 1. The input level of SRAM pin is to follow the SRAM DC specification.

JTAG AC TEST CONDITIONS


Parameter	Symbol	Min	Unit	Note
Input High/Low Level	V _{IH/VIL}	2.5/0.0	V	
Input Rise/Fall Time	T _{R/T_F}	1.0/1.0	ns	
Input and Output Timing Reference Level		1.25	V	1

NOTE : 1. See SRAM AC test output load on page 7.

JTAG AC Characteristics

Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	t _{CHCH}	50	-	ns	
TCK High Pulse Width	t _{CHCL}	20	-	ns	
TCK Low Pulse Width	t _{CLCH}	20	-	ns	
TMS Input Setup Time	t _{MVCH}	5	-	ns	
TMS Input Hold Time	t _{CHMX}	5	-	ns	
TDI Input Setup Time	t _{DVCH}	5	-	ns	
TDI Input Hold Time	t _{CHDX}	5	-	ns	
SRAM Input Setup Time	t _{SVCH}	5	-	ns	
SRAM Input Hold Time	t _{HSX}	5	-	ns	
Clock Low to Output Valid	t _{CLQV}	0	10	ns	

JTAG TIMING DIAGRAM



119 BGA PACKAGE DIMENSIONS

