# 2M x 32 SDRAM

512K x 32bit x 4 Banks Synchronous DRAM LVTTL(2.5V)

Extended Temperature 90-Ball FBGA

Revision 1.8

April 2002

Samsung Electronics reserves the right to change products or specification without notice.



# **Revision History**

#### Revision 1.8 (April 19, 2002) - Final

• Erased TSOP specification.

## Revision 1.7 (November 15, 2001) - Final

• Final specification for 2Mx32 SDRAM.

#### Revision 1.6 (October 10, 2001) - Preliminary

- Changed VDD and VDDQ range from 2.3V~3.3V to 2.3V~2.7V.
- Deleted tCC 6ns part.
- Changed Vtt from 1.05V to 0.5 x VDDQ.
- Unification of tCH 3ns for -70 part and tCH 3ns for -80 part, tCH 3ns for -10 part.
- Unification of tCL 3ns for -70 part and tCL 3ns for -80 part, tCL 3ns for -10 part.
- Unification of tCL 1.75ns for -70 part and tCL 2ns for -80 part, tCL 2.5ns for -10 part.
- Changed tCDL form 2clk to 1clk and tRDL for CL1 from 1clk to 2clk.

#### Revision 1.5 (August 7, 2001) - Target

• Addede CAS Latency 1

#### **Revision 1.4(July 13, 2001)**

• Guaranteed 2.3V ~ 3.3V wide range VDD.

#### **Revision 1.3 (April 6, 2001)**

- Reduced ICC current value
  - -Changed ICC6 value from 450um to 350um
  - -Changed ICC2P from 3mA to 1.2mA and ICC2PS from 2mA to1.2mA
  - -Changed ICC3P from 20mA to 10mA and ICC3PS from 20mA to 10mA
  - -Changed ICC3N from 55mA to 45mA and ICC3NS from 40mA to 30mA
  - -Changed ICC4 of K4S643234E-70 from 155mA to 130mA
  - -Changed ICC5 of K4S643234E-70 from 160mA to 145mA

#### **Revision 1.2 (March 21, 2001)**

- Specified the current value as super low power for K4S643234E-80/10
- Suppor ted 90Ball FBGA as well as 86-TSOP

#### Revision 1.1 (March 06, 2000)

• Added K4S643234E-80/10 as a low curnent product.

#### **Revision 1.0 (January 12, 2000)**

• Final spec

## Revision 0.0 (December 20, 2000) - Preliminary Spec.

Initial draft



# 512K x 32Bit x 4 Banks Synchronous DRAM

#### **FEATURES**

- 2.5V power supply.
- · LVCMOS compatible with multiplexed address
- · Four banks operation
- MRS cycle with address key programs
  - -. CAS latency (1 & 2 & 3)
  - -. Burst length (1, 2, 4, 8 & Full page)
  - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- · Burst read single-bit write operation
- · DQM for masking
- · Auto & self refresh
- 64ms refresh period (4K cycle).
- Extended temperature range : (-25°C to 85°C)

#### **GENERAL DESCRIPTION**


The K4S643234E is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

#### ORDERING INFORMATION

Part NO.	Max Freq.	Interface	Package
K4S643234E-SE/N70	143MHz		
K4S643234E-SE/N80	125MHz	LVCMOS	90 FBGA
K4S643234E-SE/N10	100MHz		

• -SE/N: Extended temperature (-25°C to 85°C)


#### **FUNCTIONAL BLOCK DIAGRAM**



\* Samsung Electronics reserves the right to change products or specification without notice.



# 90-Ball FBGA Package Dimension and Pin Configuration




•									
		90Ba	ill(6x15)	CSP	_	_			
	1	2	3	7	8	9			
Α	DQ26	DQ24	Vss	Vdd	DQ23	DQ21			
В	DQ28	VDDQ	Vssq	VDDQ	Vssq	DQ19			
С	Vssq	DQ27	DQ25	DQ22	DQ20	Vddq			
D	Vssq	DQ29	DQ30	DQ17	DQ18	Vddq			
Е	VDDQ	DQ31	NC	NC	DQ16	Vssq			
F	Vss	DQM3	A3	A2	DQM2	Vdd			
G	A4	A5	A6	A10	A0	A1			
Н	A7	A8	NC	NC	BA1	NC			
J	CLK	CKE	A9	BA0	CS	RAS			
K	DQM1	NC	NC	CAS	WE	DQM0			
L	VDDQ	DQ8	Vss	Vdd	DQ7	Vssq			
М	Vssq	DQ10	DQ9	DQ6	DQ5	Vddq			
N	Vssq	DQ12	DQ14	DQ1	DQ3	Vddq			
Р	DQ11	VDDQ	Vssq	VDDQ	Vssq	DQ4			

Vdd

DQ0

DQ2

< Top View\*2 >




Pin Name	Pin Function
CLK	System Clock
<u>cs</u>	Chip Select
CKE	Clock Enable
A0 ~ A10	Address
BA <sub>0</sub> ~ BA <sub>1</sub>	Bank Select Address
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DQM <sub>0</sub> ~DQM <sub>3</sub>	Data Input/Output Mask
DQ0 ~ 31	Data Input/Output
V <sub>DD</sub> /Vss	Power Supply/Ground
Vddq/Vssq	Data Output Power/Ground

Vss

DQ15

DQ13



< Top View\*2 >

Symbol	Min	Тур	Max
Α	-	1.40	1.45
A <sub>1</sub>	0.30	0.35	0.40
E	-	11.00	-
E <sub>1</sub>	-	6.40	-
D	-	13.00	-
D <sub>1</sub>	-	11.20	-
е	-	0.80	ı
φb	0.40	0.45	0.50
ζ	-	-	0.10

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-0.5 ~ 3.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-0.5 ~ 3.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	Po	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 to 85°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	2.3	2.5	2.7	V	
Input logic high voltage	Vıн	0.8*VDDQ	2.5	VDDQ+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.7	V	2
Output logic high voltage	Vон	0.9*VDDQ	-	-	V	Iон = -1mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 1mA
Input leakage current	ILI	-10	-	10	uA	3

**Notes :** 1.  $V_{IH}$  (max) = 3.0V AC.The overshoot voltage duration is  $\leq$  3ns.

- 2.  $V_{\parallel}$  (min) = -2.0V AC. The undershoot voltage duration is  $\leq$  3ns.
- 3. Any input  $0V \le VIN \le VDDQ$ ,

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

# **CAPACITANCE** (VDD = 2.5V, TA = 23°C, f = 1MHz, VREF = 1.4V $\pm 200$ mV)

Pin	Symbol	Min	Max	Unit
Clock	Сськ	-	4	pF
RAS, CAS, WE, CS, CKE, DQM	Cin	-	4.5	pF
Address	CADD	-	4.5	pF
DQ0 ~ DQ31	Соит	-	6.5	pF



# **DC CHARACTERISTICS**

(Recommended operating condition unless otherwise noted, TA = -25 to +85 °C)

Paramotor	Parameter Symbol Test Condition			Speed		Unit	Note
Farameter	Symbol	-70 -80 -10				Oiiit	Note
Operating Current (One Bank Active)	Icc1	Burst Length =1 trc ≥ trc(min), tcc≥ tcc(min), lo = 0mA	130	125	110	mA	2
Precharge Standby Cur-	Icc2P	CKE ≤ V <sub>IL</sub> (max), tcc = 15ns					
rent in power-down mode	Icc2PS	CKE & CLK ≤ V <sub>IL</sub> (max), tcc = ∞	$1.2$ $CC = \infty$ min), tCC = 15ns d one time during $10$ $(max), tCC = \infty$ $5$	mA			
Precharge Standby Current	Icc2N	$CKE \ge V_{IH(min)}, \overline{CS} \ge V_{IH(min)}, tcc = 15ns$ Input signals are changed one time during 30ns	are changed one time during 10 , $CLK \le VIL(max)$ , $tCC = \infty$		mA		
in non power-down mode	Icc2NS	ut signals are changed one time during     10     mA $E \ge VIH(min)$ , $CLK \le VIL(max)$ , $tCC = \infty$ 5       ut signals are stable     5 $E \le VIL(max)$ , $tcc = 15ns$ 3.5 $E \le VIL(max)$ , $tcc = \infty$ 3					
Active Standby Current	ІссзР	KE ≤ VIL(max), tcc = 15ns 3.5		A			
in power-down mode	Icc3PS	CKE ≤ VIL(max), tcc = ∞	1.2 10 5 3.5	IIIA			
CKE ≥ VIH(mir		$CKE \ge V_{IH(min)}, \overline{CS} \ge V_{IH(min)}, tcc = 15ns$ Input signals are changed one time during 30ns		40			
(One Bank Active)	Icc3NS	$CKE \ge VIH(min), CLK \le VIL(max), tcc = \infty$ Input signals are stable	130				
Operating Current (Burst Mode)	Icc4	lo = 0 mA, Page Burst All bank Activated, tccD = tccD(min)	130 125 110 r		mA	2	
Refresh Current	ICC5	tRC ≥ tRC(min)	145	135	125	mA	3
Self Refresh Current	Icc6	CKE ≤ 0.2V		350		uA	

Notes: 1. Unless otherwise notes, Input level is CMOS(VIH/VIL=VDDQ/VSSQ)


2. Measured with outputs open.

3. Refresh period is 64ms.



## AC OPERATING TEST CONDITIONS (VDD = $2.5V \pm 0.2V$ , TA = -25 to $85^{\circ}$ C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.9*VbDq/0.4	V
Input timing measurement reference level	0.5*V ddq	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	0.5*V ddq	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

#### **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Doromotor		Cumbal				1	Versior	1				l lmi4	Note
Parameter		Symbol	-70		-80		-10			Unit	Note		
CAS Latency		CL	3	2	1	3	2	1	3	2	1	CLK	
CLK cycle time		tCC(min)	7	10	20	8	12	20	10	12	20	ns	
Row active to row active	delay	tRRD(min)	2	2	1	2	2	1	2	2	1	CLK	1
RAS to CAS delay		tRCD(min)	3	2	1	3	2	1	2	2	1	CLK	1
Row precharge time		tRP(min)	3	2	1	3	2	1	2	2	1	CLK	1
		tRAS(min)	7	5	2	6	4	2	5	4	2	CLK	1
Row active time		tRAS(max)	100							us			
Row cycle time		tRC (min)	10	7	3	10	7	3	10	9	3	CLK	1
Last data in to row prech	arge	tRDL(min)			ı		2					CLK	2
Last data in to new col.ac	ddress delay	tCDL(min)					1					CLK	2
Last data in to burst stop	)	tBDL(min)	1							CLK	2		
Col. address to col. addr	ess delay	tCCD(min)		1							CLK	3	
Mode Register Set cycle time tmrs(min		tMRS(min)	2							CLK			
	CAS Lat	ency=3					2						
Number of valid output data	CAS Lat	ency=2					1					ea	4
	CAS Lat	ency=1					0					╡	

- **Note**: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. Refer to the following ns-unit based AC table.
  - 2. Minimum delay is required to complete write.
  - 3. All parts allow every cycle column address change.
  - 4. In case of row precharge interrupt, auto precharge and read burst stop.



# AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Paramete	r	Symbol	-7	70	-8	30	-1	10	Unit	Note
i diametei		Symbol	Min	Max	Min	Max	Min	Max	Oilit	Note
	CAS Latency=3		7		8		10			
CLK cycle time	CAS Latency=2	tcc	10	1000	12	1000	12	1000	ns	1
	CAS Latency=1		20		20		20			
OLIK ( III )	CAS Latency=3		-	5.5	-	6	-	6		
CLK to valid output delay	CAS Latency=2	tsac	-	6	-	8	-	8	ns	1, 2
, , , , , , ,	CAS Latency=1		-	18	-	18	-	18		
Output data hold time	CAS Latency=2,3	tон	2	-	2	-	2	-	ns	2
Output data fiold time	CAS Latency=1		3	-	3	-	3	-	113	2
CLK high pulse width		tсн	3	-	3	-	3	-	ns	3
CLK low		tcL	3	-	3	-	3	-	ns	3
Input setup time		tss	1.75	-	2	-	2.5	-	ns	3
Input hold time		tsн	1	-	1	-	1	-	ns	3
CLK to output in Low-Z		tsLz	1	-	1	-	1	-	ns	2
CLK to output	CAS latency=3		-	5.5	-	6	-	6		
	CAS latency=2	tsнz	-	6	-	8	-	8	ns	-
	CAS Latency=1		-	18	-	18	ı	18		

Note: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf)=1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

#### SIMPLIFIED TRUTH TABLE

C	CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	<b>BA</b> 0,1	A1d/AP	, A9 ~ A0	Note		
Register	Mode regis	ter set	Н	Х	L	L	L	L	Х	OP code			1,2
	Auto refres	h	Н	Н	L	L	L	Н	Y			3	
Refresh		Entry	11	L		-	_	''	^			3	
Refresii	Self refresh	Exit	L	Н	L	Н	Н	Н	×			3	
		LXII	_	''	Н	Х	Х	Х					3
Bank active & row	Bank active & row addr.			Х	L	L	Н	Н	Х	V	Row a	address	
Read &	Auto precha	arge disable	Н	Х	L	Н	L	н	Y	W	L	Column	4
column address	Auto precharge enable		11	^	_	''	L	П	^	v	Н	address (A <sub>0</sub> ~ A <sub>7</sub> )	4,5
Write &	Auto precharge disable		Н	Х	L	Н	L	L	×	V	L	Column address (A <sub>0</sub> ~ A <sub>7</sub> )	4
column address	Auto precharge enable		11	_ ^	_	''	_	_	^		Н		4,5
Burst Stop	Burst Stop			Х	L	Н	Н	L	Х		Х		6
Procharge	Bank selection		Н	Х	L	L	Н	L	_	V	L		
Frecharge	All banks		11	^	_		''	-	^	Х	Н	address	
		Entry	Н	L	Н	Х	Х	Х	v				
	n	Littiy	11	_	L	V	V	V	^	X			
		Exit	L	Н	Х	Х	Х	Х	Х			address  Column address (A0 ~ A7)  Column address (A0 ~ A7)	
		Entry	Н	L	Н	Х	Х	Х	Y				
Write & Auto precharge electron Auto precharge electron Auto precharge electron Auto precharge electron All banks  Clock suspend or active power down  Erecharge power down mode Erecharge power down Erecharge Erecharge power down Erecharge power down mode Erecharge electron Auto precharge electron Auto precharge electron Erecharge electron Auto precharge electron Erecharge electron Ere	Littiy		_	L	Н	Н	Н			V			
Precharge power	down mode	Exit		Н	Н	Х	Х	Х	_	1 X			
		EXIL	L	П	L	V	V	V					
DQM	DQM					Х	•	•	V		X		
No operation com	mand		Н	Х	Н	Х	Х	Х	v				
No operation com	IIIaIIU		П	^	L	Н	Н	Н	^				

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes: 1. OP Code: Operand code

 $A_0 \sim A_{10} \& BA_0 \sim BA_1$ : Program keys. (@ MRS)

- 2. MRS can be issued only at all banks precharge state.
  - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.
  - The automatical precharge without row precharge command is meant by "Auto".
  - Auto/self refresh can be issued only at all banks precharge state.
- 4. BA<sub>0</sub> ~ BA<sub>1</sub> : Bank select addresses.
  - If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
  - If BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
  - If BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
  - If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected. If A1o/AP is "High" at row precharge, BAo and BA1 is ignored and all banks are selected.
- 5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.
  - New row active of the associated bank can be issued at trp after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).



## MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BAo ~ BA1	A <sub>10</sub> /AP	<b>A</b> 9	A8	A <sub>7</sub>	A <sub>6</sub>	<b>A</b> 5	A4	Аз	A <sub>2</sub>	A1	Ao
Function	RFU	RFU	W.B.L	TI	М		AS Laten	СУ	BT	В	urst Lengtl	h

	Test Mode			CAS	Laten	су	Bu	Burst Length						
A8	A7	Туре	A <sub>6</sub>	<b>A</b> 5	A4	Latency	Аз	Туре	A <sub>2</sub>	A <sub>1</sub>	Ao	BT = 0	BT = 1	
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1	
0	1	Reserved	0	0	1	1	1	Interleave	0	0	1	2	2	
1	0	0 Reserved		1	0	2		•	0	1	0	4	4	
1	1	Reserved	0	1	1	3			0	1	1	8	8	
	Write	Burst Length	1	0	0	Reserved			1	0	0	Reserved	Reserved	
<b>A</b> 9		Length	1	0	1	Reserved			1	0	1	Reserved	Reserved	
0	0 Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved	
1	1 Single Bit		1	1	1	Reserved			1	1	1	Full Page	Reserved	

Full Page Length: x32 (256)

#### **POWER UP SEQUENCE**

SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

- 1. Apply power and start clock. Must maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
- 2. Power is applied to VDD and VDDQ (simultaneously).
- 3. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 4. Issue precharge commands for all banks of the devices.
- 5. Issue 2 or more auto-refresh commands.
- 6. Issue a mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

Note: 1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.

2. RFU (Reserved for future use) should stay "0" during MRS cycle.



# **BURST SEQUENCE (BURST LENGTH = 4)**

Initial A	Address		Segu	ential		Interleave								
A1	A <sub>0</sub>		Sequential Interleave											
0	0	0	1	2	3	0	1	2	3					
0	1	1	2	3	0	1	0	3	2					
1	0	2	3	0	1	2	3	0	1					
1	1	3	0	1	2	3	2	1	0					

# **BURST SEQUENCE (BURST LENGTH = 8)**

Ini	itial Addre	ess	Sequential									Interleave							
A <sub>2</sub>	A1	A <sub>0</sub>				Sequ	Cilliai			interieave									
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6	
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5	
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4	
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2	
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1	
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0	

