

Document Title***Multi-Chip Package MEMORY******32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 8M(1Mx8/512Kx16) Full CMOS SRAM*****Revision History**

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial Draft	February 22, 2002	Preliminary

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.

K5A3x80YT(B)B**MCP MEMORY****Multi-Chip Package MEMORY****32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 8M(1Mx8/512Kx16) Full CMOS SRAM****FEATURES**

- Power Supply voltage : 2.7V to 3.3V
- Organization
 - Flash : 4,194,304 x 8 / 2,097,152 x 16 bit
 - SRAM : 1,048,576 x 8 / 524,288 x 16 bit
- Access Time (@2.7V)
 - Flash : 70 ns, SRAM : 55 ns
- Power Consumption (typical value)
 - Flash Read Current : 14 mA (@5MHz)
 - Program/Erase Current : 15 mA
 - Standby mode/Autosleep mode : 5 μ A
 - Read while Program or Read while Erase : 25 mA
 - SRAM Operating Current : 22 mA
 - Standby Current : 0.5 μ A
- Secode(Security Code) Block : Extra 64KB Block (Flash)
- Block Group Protection / Unprotection (Flash)
- Flash Bank Size : 8Mb / 24Mb, 16Mb / 16Mb
- Flash Endurance : 100,000 Program/Erase Cycles Minimum
- SRAM Data Retention : 1.5 V (min.)
- Industrial Temperature : -40°C ~ 85°C
- Package : 69-ball TBGA Type - 8 x 11mm, 0.8 mm pitch
1.2mm(max.) Thickness

GENERAL DESCRIPTION


The K5A3x80YT(B)B featuring single 3.0V power supply is a Multi Chip Package Memory which combines 32Mbit Dual Bank Flash and 8Mbit fCMOS SRAM.

The 32Mbit Flash memory is organized as 4M x8 or 2M x16 bit and 8Mbit SRAM is organized as 1M x8 or 512K x16 bit. The memory architecture of flash memory is designed to divide its memory arrays into 71 blocks and this provides highly flexible erase and program capability. This device is capable of reading data from one bank while programming or erasing in the other bank with dual bank organization.

The Flash memory performs a program operation in units of 8 bits (Byte) or 16 bits (Word) and erases in units of a block. Single or multiple blocks can be erased. The block erase operation is completed for typically 0.7sec.

The 8Mbit SRAM supports low data retention voltage for battery backup operation with low data retention current.

The K5A3x80YT(B)B is suitable for the memory of mobile communication system to reduce mount area. This device is available in 69-ball TBGA Type package.

BALL CONFIGURATION**69 Ball TBGA , 0.8mm Pitch****Top View (Ball Down)****BALL DESCRIPTION**

Ball Name	Description
A0 to A18	Address Input Balls (Common)
A-1, A19 to A20	Address Input Balls (Flash Memory)
DQ0 to DQ15	Data Input/Output Balls (Common)
RESET	Hardware Reset (Flash Memory)
WP/ACC	Write Protection / Acceleration Program (Flash Memory)
VccS	Power Supply (SRAM)
VccF	Power Supply (Flash Memory)
Vss	Ground (Common)
UB	Upper Byte Enable (SRAM)
LB	Lower Byte Enable (SRAM)
BYTEs	BYTEs Control (SRAM)
BYTEf	BYTEf Control (Flash Memory)
SA	Address Inputs (SRAM)
CEf	Chip Enable (Flash Memory)
CS1s	Chip Enable (SRAM Low Active)
CS2s	Chip Enable (SRAM High Active)
WE	Write Enable (Common)
OE	Output Enable (Common)
RY/BY	Ready/Busy (Flash memory)
N.C	No Connection

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

K5A3x80YT(B)B

MCP MEMORY

ORDERING INFORMATION




Figure 1. FUNCTIONAL BLOCK DIAGRAM




Table 1. Flash Memory Top Boot Block Address (K5A3280YT/K5A3380YT)

K5 A3280 YT	K5 A3380 YT	Block	Block Address									Block Size (KB/KW)	Address Range	
			A20	A19	A18	A17	A16	A15	A14	A13	A12		Byte Mode	Word Mode
Bank1	Bank1	BA70	1	1	1	1	1	1	1	1	1	8/4	3FE000H-3FFFFFFH	1FF000H-1FFFFFFH
		BA69	1	1	1	1	1	1	1	1	0	8/4	3FC000H-3FDFFFH	1FE000H-1FEFFFH
		BA68	1	1	1	1	1	1	1	0	1	8/4	3FA000H-3FBFFFH	1FD000H-1FDFFFH
		BA67	1	1	1	1	1	1	1	0	0	8/4	3F8000H-3F9FFFH	1FC000H-1FCFFFH
		BA66	1	1	1	1	1	1	0	1	1	8/4	3F6000H-3F7FFFH	1FB000H-1FBFFFH
		BA65	1	1	1	1	1	1	0	1	0	8/4	3F4000H-3F5FFFH	1FA000H-1FAFFFH
		BA64	1	1	1	1	1	1	0	0	1	8/4	3F2000H-3F3FFFH	1F9000H-1F9FFFH
		BA63	1	1	1	1	1	1	0	0	0	8/4	3F0000H-3F1FFFH	1F8000H-1F8FFFH
		BA62	1	1	1	1	1	0	X	X	X	64/32	3E0000H-3EFFFFH	1F0000H-1F7FFFH
		BA61	1	1	1	1	0	1	X	X	X	64/32	3D0000H-3DFFFFH	1E8000H-1EFFFFH
		BA60	1	1	1	1	0	0	X	X	X	64/32	3C0000H-3CFFFFH	1E0000H-1E7FFFH
		BA59	1	1	1	0	1	1	X	X	X	64/32	3B0000H-3BFFFFH	1D8000H-1DFFFFH
		BA58	1	1	1	0	1	0	X	X	X	64/32	3A0000H-3AFFFFH	1D0000H-1D7FFFH
		BA57	1	1	1	0	0	1	X	X	X	64/32	390000H-39FFFFH	1C8000H-1CFFFFH
		BA56	1	1	1	0	0	0	X	X	X	64/32	380000H-38FFFFH	1C0000H-1C7FFFH
		BA55	1	1	0	1	1	1	X	X	X	64/32	370000H-37FFFFH	1B8000H-1BFFFFH
		BA54	1	1	0	1	1	0	X	X	X	64/32	360000H-36FFFFH	1B0000H-1B7FFFH
		BA53	1	1	0	1	0	1	X	X	X	64/32	350000H-35FFFFH	1A8000H-1AFFFFH
		BA52	1	1	0	1	0	0	X	X	X	64/32	340000H-34FFFFH	1A0000H-1A7FFFH
		BA51	1	1	0	0	1	1	X	X	X	64/32	330000H-33FFFFH	198000H-19FFFFH
		BA50	1	1	0	0	1	0	X	X	X	64/32	320000H-32FFFFH	190000H-197FFFH
		BA49	1	1	0	0	0	1	X	X	X	64/32	310000H-31FFFFH	188000H-18FFFFH
		BA48	1	1	0	0	0	0	X	X	X	64/32	300000H-30FFFFH	180000H-187FFFH
Bank2	Bank1	BA47	1	0	1	1	1	1	X	X	X	64/32	2F0000H-2FFFFFFH	178000H-17FFFFH
		BA46	1	0	1	1	1	0	X	X	X	64/32	2E0000H-2EFFFFH	170000H-177FFFH
		BA45	1	0	1	1	0	1	X	X	X	64/32	2D0000H-2DFFFFH	168000H-16FFFFH
		BA44	1	0	1	1	0	0	X	X	X	64/32	2C0000H-2CFFFFH	160000H-167FFFH
		BA43	1	0	1	0	1	1	X	X	X	64/32	2B0000H-2BFFFFH	158000H-15FFFFH
		BA42	1	0	1	0	1	0	X	X	X	64/32	2A0000H-2AFFFFH	150000H-157FFFH
		BA41	1	0	1	0	0	1	X	X	X	64/32	290000H-29FFFFH	148000H-14FFFFH
		BA40	1	0	1	0	0	0	X	X	X	64/32	280000H-28FFFFH	140000H-147FFFH
		BA39	1	0	0	1	1	1	X	X	X	64/32	270000H-27FFFFH	138000H-13FFFFH
		BA38	1	0	0	1	1	0	X	X	X	64/32	260000H-26FFFFH	130000H-137FFFH
		BA37	1	0	0	1	0	1	X	X	X	64/32	250000H-25FFFFH	128000H-12FFFFH
		BA36	1	0	0	1	0	0	X	X	X	64/32	240000H-24FFFFH	120000H-127FFFH
		BA35	1	0	0	0	1	1	X	X	X	64/32	230000H-23FFFFH	118000H-11FFFFH

Table 1. Flash Memory Top Boot Block Address (K5A3280YT/K5A3380YT)

K5 A3280 YT	K5 A3380 YT	Block	Block Address									Block Size (KB/KW)	Address Range	
			A20	A19	A18	A17	A16	A15	A14	A13	A12		Byte Mode	Word Mode
Bank2	Bank1	BA34	1	0	0	0	1	0	X	X	X	64/32	220000H-22FFFFH	110000H-117FFFFH
		BA33	1	0	0	0	0	1	X	X	X	64/32	210000H-21FFFFH	108000H-10FFFFH
		BA32	1	0	0	0	0	0	X	X	X	64/32	200000H-20FFFFH	100000H-107FFFFH
	Bank2	BA31	0	1	1	1	1	1	X	X	X	64/32	1F0000H-1FFFFFH	0F8000H-0FFFFFH
		BA30	0	1	1	1	1	0	X	X	X	64/32	1E0000H-1EFFFFH	0F0000H-0F7FFFFH
		BA29	0	1	1	1	0	1	X	X	X	64/32	1D0000H-1DFFFFH	0E8000H-0EFFFFH
		BA28	0	1	1	1	0	0	X	X	X	64/32	1C0000H-1CFFFFH	0E0000H-0E7FFFFH
		BA27	0	1	1	0	1	1	X	X	X	64/32	1B0000H-1BFFFFH	0D8000H-0DFFFFH
		BA26	0	1	1	0	1	0	X	X	X	64/32	1A0000H-1AFFFFH	0D0000H-0D7FFFFH
		BA25	0	1	1	0	0	1	X	X	X	64/32	190000H-19FFFFH	0C8000H-0CFFFFH
		BA24	0	1	1	0	0	0	X	X	X	64/32	180000H-18FFFFH	0C0000H-0C7FFFFH
		BA23	0	1	0	1	1	1	X	X	X	64/32	170000H-17FFFFH	0B8000H-0BFFFFH
		BA22	0	1	0	1	1	0	X	X	X	64/32	160000H-16FFFFH	0B0000H-0B7FFFFH
		BA21	0	1	0	1	0	1	X	X	X	64/32	150000H-15FFFFH	0A8000H-0AFFFFH
		BA20	0	1	0	1	0	0	X	X	X	64/32	140000H-14FFFFH	0A0000H-0A7FFFFH
		BA19	0	1	0	0	1	1	X	X	X	64/32	130000H-13FFFFH	098000H-09FFFFH
		BA18	0	1	0	0	1	0	X	X	X	64/32	120000H-12FFFFH	090000H-097FFFFH
		BA17	0	1	0	0	0	1	X	X	X	64/32	110000H-11FFFFH	088000H-08FFFFH
		BA16	0	1	0	0	0	0	X	X	X	64/32	100000H-10FFFFH	080000H-087FFFFH
		BA15	0	0	1	1	1	1	X	X	X	64/32	0F0000H-0FFFFFH	078000H-07FFFFH
		BA14	0	0	1	1	1	0	X	X	X	64/32	0E0000H-0EFFFFH	070000H-077FFFFH
		BA13	0	0	1	1	0	1	X	X	X	64/32	0D0000H-0DFFFFH	068000H-06FFFFH
		BA12	0	0	1	1	0	0	X	X	X	64/32	0C0000H-0CFFFFH	060000H-067FFFFH
		BA11	0	0	1	0	1	1	X	X	X	64/32	0B0000H-0BFFFFH	058000H-05FFFFH
		BA10	0	0	1	0	1	0	X	X	X	64/32	0A0000H-0AFFFFH	050000H-057FFFFH
		BA9	0	0	1	0	0	1	X	X	X	64/32	090000H-09FFFFH	048000H-04FFFFH
		BA8	0	0	1	0	0	0	X	X	X	64/32	080000H-08FFFFH	040000H-047FFFFH
		BA7	0	0	0	1	1	1	X	X	X	64/32	070000H-07FFFFH	038000H-03FFFFH
		BA6	0	0	0	1	1	0	X	X	X	64/32	060000H-06FFFFH	030000H-037FFFFH
		BA5	0	0	0	1	0	1	X	X	X	64/32	050000H-05FFFFH	028000H-02FFFFH
		BA4	0	0	0	1	0	0	X	X	X	64/32	040000H-04FFFFH	020000H-027FFFFH
		BA3	0	0	0	0	1	1	X	X	X	64/32	030000H-03FFFFH	018000H-01FFFFH
		BA2	0	0	0	0	1	0	X	X	X	64/32	020000H-02FFFFH	010000H-017FFFFH
		BA1	0	0	0	0	0	1	X	X	X	64/32	010000H-01FFFFH	008000H-00FFFFH
		BA0	0	0	0	0	0	0	X	X	X	64/32	000000H-00FFFFH	000000H-007FFFFH

Note : The address range is A20 ~ A-1 in the byte mode ($\overline{\text{BYTE}}_F = V_{IL}$) or A20 ~ A0 in the word mode ($\overline{\text{BYTE}}_F = V_{IH}$).

The bank address bits is A20 ~ A19 for K5A3280YT, A20 for K5A3380YT.

Table 2. Secode Block Addresses for Top Boot Devices

Device	Block Address A20-A12	Block Size	(X8) Address Range	(X16) Address Range
K5A3280YT/K5A3380YT	111111xxx	64/32	3F0000H-3FFFFFFH	1F8000H-1FFFFFFH

Table 3. Flash Memory Bottom Boot Block Address (K5A3280YB/K5A3380YB)

K5 A3280 YB	K5 A3380 YB	Block	Block Address									Block Size (KB/KW)	Address Range	
			A20	A19	A18	A17	A16	A15	A14	A13	A12		Byte Mode	Word Mode
Bank2	Bank2	BA70	1	1	1	1	1	1	X	X	X	64/32	3F0000H-3FFFFFFH	1F8000H-1FFFFFFH
		BA69	1	1	1	1	1	0	X	X	X	64/32	3E0000H-3EFFFFFFH	1F0000H-1F7FFFFH
		BA68	1	1	1	1	0	1	X	X	X	64/32	3D0000H-3DFFFFFFH	1E8000H-1EFFFFFFH
		BA67	1	1	1	1	0	0	X	X	X	64/32	3C0000H-3CFFFFFFH	1E0000H-1E7FFFFH
		BA66	1	1	1	0	1	1	X	X	X	64/32	3B0000H-3BFFFFFFH	1D8000H-1DFFFFFFH
		BA65	1	1	1	0	1	0	X	X	X	64/32	3A0000H-3AFFFFFFH	1D0000H-1D7FFFFH
		BA64	1	1	1	0	0	1	X	X	X	64/32	390000H-39FFFFFFH	1C8000H-1CFFFFFFH
		BA63	1	1	1	0	0	0	X	X	X	64/32	380000H-38FFFFFFH	1C0000H-1C7FFFFH
		BA62	1	1	0	1	1	1	X	X	X	64/32	370000H-37FFFFFFH	1B8000H-1BFFFFFFH
		BA61	1	1	0	1	1	0	X	X	X	64/32	360000H-36FFFFFFH	1B0000H-1B7FFFFH
		BA60	1	1	0	1	0	1	X	X	X	64/32	350000H-35FFFFFFH	1A8000H-1AFFFFFFH
		BA59	1	1	0	1	0	0	X	X	X	64/32	340000H-34FFFFFFH	1A0000H-1A7FFFFH
		BA58	1	1	0	0	1	1	X	X	X	64/32	330000H-33FFFFFFH	198000H-19FFFFFFH
		BA57	1	1	0	0	1	0	X	X	X	64/32	320000H-32FFFFFFH	190000H-197FFFFH
		BA56	1	1	0	0	0	1	X	X	X	64/32	310000H-31FFFFFFH	188000H-18FFFFFFH
		BA55	1	1	0	0	0	0	X	X	X	64/32	300000H-30FFFFFFH	180000H-187FFFFH
		BA54	1	0	1	1	1	1	X	X	X	64/32	2F0000H-2F1FFFFH	178000H-17FFFFFFH
		BA53	1	0	1	1	1	0	X	X	X	64/32	2E0000H-2EFFFFFFH	170000H-177FFFFH
		BA52	1	0	1	1	0	1	X	X	X	64/32	2D0000H-2DFFFFFFH	168000H-16FFFFFFH
		BA51	1	0	1	1	0	0	X	X	X	64/32	2C0000H-2CFFFFFFH	160000H-167FFFFH
		BA50	1	0	1	0	1	1	X	X	X	64/32	2B0000H-2BFFFFFFH	158000H-15FFFFFFH
		BA49	1	0	1	0	1	0	X	X	X	64/32	2A0000H-2AFFFFFFH	150000H-157FFFFH
		BA48	1	0	1	0	0	1	X	X	X	64/32	290000H-29FFFFFFH	148000H-14FFFFFFH
		BA47	1	0	1	0	0	0	X	X	X	64/32	280000H-28FFFFFFH	140000H-147FFFFH
		BA46	1	0	0	1	1	1	X	X	X	64/32	270000H-27FFFFFFH	138000H-13FFFFFFH
		BA45	1	0	0	1	1	0	X	X	X	64/32	260000H-26FFFFFFH	130000H-137FFFFH
		BA44	1	0	0	1	0	1	X	X	X	64/32	250000H-25FFFFFFH	128000H-12FFFFFFH
		BA43	1	0	0	1	0	0	X	X	X	64/32	240000H-24FFFFFFH	120000H-127FFFFH
		BA42	1	0	0	0	1	1	X	X	X	64/32	230000H-23FFFFFFH	118000H-11FFFFFFH
		BA41	1	0	0	0	1	0	X	X	X	64/32	220000H-22FFFFFFH	110000H-117FFFFH
		BA40	1	0	0	0	0	1	X	X	X	64/32	210000H-21FFFFFFH	108000H-10FFFFFFH
		BA39	1	0	0	0	0	0	X	X	X	64/32	200000H-20FFFFFFH	100000H-107FFFFH
		BA38	0	1	1	1	1	1	X	X	X	64/32	1F0000H-1FFFFFFH	0F8000H-0FFFFFFH
		BA37	0	1	1	1	1	0	X	X	X	64/32	1E0000H-1EFFFFFFH	0F0000H-0F7FFFFH
		BA36	0	1	1	1	0	1	X	X	X	64/32	1D0000H-1DFFFFFFH	0E8000H-0EFFFFFFH
		BA35	0	1	1	1	0	0	X	X	X	64/32	1C0000H-1CFFFFFFH	0E0000H-0E7FFFFH

K5A3x80YT(B)B

MCP MEMORY

Table 3. Flash Memory Bottom Boot Block Address (K5A3280YB/K5A3380YB)

K5 A3280 YB	K5 A3380 YB	Block	Block Address									Block Size (KB/KW)	Address Range	
			A20	A19	A18	A17	A16	A15	A14	A13	A12		Byte Mode	Word Mode
Bank2		BA34	0	1	1	0	1	1	X	X	X	64/32	1B0000H-1BFFFFH	0D8000H-0DFFFFH
		BA33	0	1	1	0	1	0	X	X	X	64/32	1A0000H-1AFFFFH	0D0000H-0D7FFFH
		BA32	0	1	1	0	0	1	X	X	X	64/32	190000H-19FFFFH	0C8000H-0CFFFFH
		BA31	0	1	1	0	0	0	X	X	X	64/32	180000H-18FFFFH	0C0000H-0C7FFFH
		BA30	0	1	0	1	1	1	X	X	X	64/32	170000H-17FFFFH	0B8000H-0BFFFFH
		BA29	0	1	0	1	1	0	X	X	X	64/32	160000H-16FFFFH	0B0000H-0B7FFFH
		BA28	0	1	0	1	0	1	X	X	X	64/32	150000H-15FFFFH	0A8000H-0AFFFFH
		BA27	0	1	0	1	0	0	X	X	X	64/32	140000H-14FFFFH	0A0000H-0A7FFFH
		BA26	0	1	0	0	1	1	X	X	X	64/32	130000H-13FFFFH	098000H-09FFFFH
		BA25	0	1	0	0	1	0	X	X	X	64/32	120000H-12FFFFH	090000H-097FFFH
		BA24	0	1	0	0	0	1	X	X	X	64/32	110000H-11FFFFH	088000H-08FFFFH
		BA23	0	1	0	0	0	0	X	X	X	64/32	100000H-10FFFFH	080000H-087FFFH
Bank1	Bank1	BA22	0	0	1	1	1	1	X	X	X	64/32	0F0000H-0FFFFFH	078000H-07FFFFH
		BA21	0	0	1	1	1	0	X	X	X	64/32	0E0000H-0EFFFFH	070000H-077FFFH
		BA20	0	0	1	1	0	1	X	X	X	64/32	0D0000H-0DFFFFH	068000H-06FFFFH
		BA19	0	0	1	1	0	0	X	X	X	64/32	0C0000H-0CFFFFH	060000H-067FFFH
		BA18	0	0	1	0	1	1	X	X	X	64/32	0B0000H-0BFFFFH	058000H-05FFFFH
		BA17	0	0	1	0	1	0	X	X	X	64/32	0A0000H-0AFFFFH	050000H-057FFFH
		BA16	0	0	1	0	0	1	X	X	X	64/32	090000H-09FFFFH	048000H-04FFFFH
		BA15	0	0	1	0	0	0	X	X	X	64/32	080000H-08FFFFH	040000H-047FFFH
		BA14	0	0	0	1	1	1	X	X	X	64/32	070000H-07FFFFH	038000H-03FFFFH
		BA13	0	0	0	1	1	0	X	X	X	64/32	060000H-06FFFFH	030000H-037FFFH
		BA12	0	0	0	1	0	1	X	X	X	64/32	050000H-05FFFFH	028000H-02FFFFH
		BA11	0	0	0	1	0	0	X	X	X	64/32	040000H-04FFFFH	020000H-027FFFH
		BA10	0	0	0	0	1	1	X	X	X	64/32	030000H-03FFFFH	018000H-01FFFFH
		BA9	0	0	0	0	1	0	X	X	X	64/32	020000H-02FFFFH	010000H-017FFFH
		BA8	0	0	0	0	0	1	X	X	X	64/32	010000H-01FFFFH	008000H-00FFFFH
		BA7	0	0	0	0	0	0	1	1	1	8/4	00E000H-00FFFFH	007000H-007FFFH
		BA6	0	0	0	0	0	0	1	1	0	8/4	00C000H-00DFFFH	006000H-006FFFH
		BA5	0	0	0	0	0	0	1	0	1	8/4	00A000H-00BFFFH	005000H-005FFFH
		BA4	0	0	0	0	0	0	1	0	0	8/4	008000H-009FFFH	004000H-004FFFH
		BA3	0	0	0	0	0	0	0	1	1	8/4	006000H-007FFFH	003000H-003FFFH
		BA2	0	0	0	0	0	0	0	1	0	8/4	004000H-005FFFH	002000H-002FFFH
		BA1	0	0	0	0	0	0	0	0	1	8/4	002000H-003FFFH	001000H-001FFFH
		BA0	0	0	0	0	0	0	0	0	0	8/4	000000H-001FFFH	000000H-000FFFH

Note : The address range is A20 ~ A-1 in the byte mode ($\overline{\text{BYTE}}_F = \text{V}_{\text{IL}}$) or A20 ~ A0 in the word mode ($\overline{\text{BYTE}}_F = \text{V}_{\text{IH}}$).

The bank address bits is A20 ~ A19 for K5A3280YB, A20 for K5A3380YB.

Table 4. Secode Block Addresses for Bottom Boot Devices

Device	Block Address A20-A12	Block Size	(X8) Address Range	(X16) Address Range
K5A3280YB/K5A3380YB	000000xxx	64/32	000000H-00FFFFH	000000H-007FFFH

Flash MEMORY COMMAND DEFINITIONS

Flash memory operates by selecting and executing its operational modes. Each operational mode has its own command set. In order to select a certain mode, a proper command with specific address and data sequences must be written into the command register. Writing incorrect information which include address and data or writing an improper command will reset the device to the read mode. The defined valid register command sequences are stated in Table 5. Note that Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Block Erase Operation is in progress.

Table 5. Command Sequences

Command Sequence		Cycle	1st Cycle		2nd Cycle		3rd Cycle		4th Cycle		5th Cycle		6th Cycle	
			Word	Byte	Word	Byte	Word	Byte	Word	Byte	Word	Byte	Word	Byte
Read	Addr	1	RA											
	Data		RD											
Reset	Addr	1	XXXH											
	Data		F0H											
Autoselect Manufacturer ID (2,3)	Addr	4	555H	AAAH	2AAH	555H	DA/ 555H	DA/ AAAH	DA/ X00H	DA/ X00H				
	Data		AAH		55H		90H		ECH					
Autoselect Device Code (2,3)	Addr	4	555H	AAAH	2AAH	555H	DA/ 555H	DA/ AAAH	DA/ X01H	DA/ X02H				
	Data		AAH		55H		90H		(See Table 6)					
Autoselect Block Group Protect Verify (2,3)	Addr	4	555H	AAAH	2AAH	555H	DA/ 555H	DA/ AAAH	BA / X02H	BA/ X04H				
	Data		AAH		55H		90H		(See Table 6)					
Auto Select Secode Block Factory Protect Verify (2,3)	Addr	4	555H	AAAH	2AAH	555H	DA/ 555H	DA/ AAAH	DA / X03H	DA/ X06H				
	Data		AAH		55H		90H		(See Table 6)					
Enter Secode Block Region	Addr	3	555H	AAAH	2AAH	555H	555H	AAAH						
	Data		AAH		55H		88H							
Exit Secode Block Region	Addr	4	555H	AAAH	2AAH	555H	555H	AAAH	XXXH					
	Data		AAH		55H		90H		00H					
Program	Addr	4	555H	AAAH	2AAH	555H	555H	AAAH	PA					
	Data		AAH		55H		A0H		PD					
Unlock Bypass	Addr	3	555H	AAAH	2AAH	555H	555H	AAAH						
	Data		AAH		55H		20H							
Unlock Bypass Program	Addr	2	XXXH		PA									
	Data		A0H		PD									
Unlock Bypass Reset	Addr	2	XXXH		XXXH									
	Data		90H		00H									
Chip Erase	Addr	6	555H	AAAH	2AAH	555H	555H	AAAH	555H	AAAH	2AAH	555H	555H	AAAH
	Data		AAH		55H		80H		AAH		55H		10H	
Block Erase	Addr	6	555H	AAAH	2AAH	555H	555H	AAAH	555H	AAAH	2AAH	555H	BA	
	Data		AAH		55H		80H		AAH		55H		30H	
Block Erase Suspend (4, 5)	Addr	1	XXXH											
	Data		B0H											
Block Erase Resume	Addr	1	XXXH											
	Data		30H											

- Notes :**
1. RA : Read Address, PA : Program Address, RD : Read Data, PD : Program Data
DA : Dual Bank Address (A19 - A20), BA : Block Address (A12 - A20), X = Don't care .
 2. To terminate the Autoselect Mode, it is necessary to write Reset command to the register.
 3. The 4th cycle data of Autoselect mode is output data.
The 3rd and 4th cycle bank addresses of Autoselect mode must be same.
 4. The Read / Program operations at non-erasing blocks and the autoselect mode are allowed in the Erase Suspend mode.
 5. The Erase Suspend command is applicable only to the Block Erase operation.
 6. DQ8 - DQ15 are don't care in command sequence, except for RD and PD.
 7. A11 - A20 are also don't care, except for the case of special notice.

Table 6. Flash Memory Autoselect Codes

Description	DQ8 to DQ15		DQ7 to DQ0
	$\overline{\text{BYTE}}_F = V_{IH}$	$\overline{\text{BYTE}}_F = V_{IL}$	
Manufacturer ID	X	X	ECH
Device Code K5A3280YT (Top Boot Block)	22H	X	60H
Device Code K5A3280YB (Bottom Boot Block)	22H	X	62H
Device Code K5A3380YT (Top Boot Block)	22H	X	61H
Device Code K5A3380YB (Bottom Boot Block)	22H	X	63H
Block Protection Verification	X	X	01H (Protected), 00H (Unprotected)
Secode Block Indicator Bit (DQ7)	X	X	80H (Factory locked), 00H (Not factory locked)

Table 7. Flash Memory Operation Table

Operation		$\overline{\text{CE}}_F$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	$\overline{\text{BYTE}}_F$	$\overline{\text{WP/ACC}}$	A9	A6	A1	A0	DQ15/ A-1	DQ8/ DQ14	DQ0/ DQ7	$\overline{\text{RESET}}$
Read	word	L	L	H	H	L/H	A9	A6	A1	A0	DQ15	DOUT	DOUT	H
	byte	L	L	H	L		A9	A6	A1	A0	A-1	High-Z	DOUT	H
Stand-by		$V_{CCF} \pm 0.3V$	X	X	X	(2)	X	X	X	X	High-Z	High-Z	High-Z	(2)
Output Disable		L	H	H	X	L/H	X	X	X	X	High-Z	High-Z	High-Z	H
Reset		X	X	X	X	L/H	X	X	X	X	High-Z	High-Z	High-Z	L
Write	word	L	H	L	H	(4)	A9	A6	A1	A0	DIN	DIN	DIN	H
	byte	L	H	L	L		A9	A6	A1	A0	A-1	High-Z	DIN	H
Enable Block Group Protect (3)		L	H	L	X	L/H	X	L	H	L	X	X	DIN	V _{ID}
Enable Block Group Unprotect (3)		L	H	L	X	(4)	X	H	H	L	X	X	DIN	V _{ID}
Temporary Block Group		X	X	X	X	(4)	X	X	X	X	X	X	X	V _{ID}

Notes :

1. L = V_{IL} (Low), H = V_{IH} (High), V_{ID} = 8.5V~12.5V, D_{IN} = Data in, D_{OUT} = Data out, X = Don't care.
2. $\overline{\text{WP/ACC}}$ and $\overline{\text{RESET}}$ ball are asserted at $V_{CCF} \pm 0.3V$ or $V_{SS} \pm 0.3V$ in the Stand-by mode.
3. Addresses must be composed of the Block address (A12 - A20).
The Block Protect and Unprotect operations may be implemented via programming equipment too.
Refer to the "Block Group Protection and Unprotection".
4. If $\overline{\text{WP/ACC}} = V_{IL}$, the two outermost boot blocks is protected. If $\overline{\text{WP/ACC}} = V_{IH}$, the two outermost boot block protection depends on whether those blocks were last protected or unprotected using the method described in "Block Group Protection and Unprotection". If $\overline{\text{WP/ACC}} = V_{HH}$, all blocks will be temporarily unprotected.

Table 8. SRAM Operation Table

1. Word Mode

$\overline{CS1}_S$	$CS2_S$	\overline{OE}	\overline{WE}	\overline{BYTE}_S	SA	\overline{LB}	\overline{UB}	D/Q0~7	D/Q8~15	Mode	Power
H	X	X	X	X	X	X	X	High-Z	High-Z	Deselected	Standby
X	L	X	X	X	X	X	X	High-Z	High-Z	Deselected	Standby
X	X	X	X	X	X	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	V _{CCS}	X	L	X	High-Z	High-Z	Output Disabled	Active
L	H	H	H	V _{CCS}	X	X	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	V _{CCS}	X	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	V _{CCS}	X	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	V _{CCS}	X	L	L	Dout	Dout	Word Read	Active
L	H	X	L	V _{CCS}	X	L	H	Din	High-Z	Lower Byte Write	Active
L	H	X	L	V _{CCS}	X	H	L	High-Z	Din	Upper Byte Write	Active
L	H	X	L	V _{CCS}	X	L	L	Din	Din	Word Write	Active

Note: X means don't care. (Must be low or high state)

2. Byte Mode

$\overline{CS1}_S$	$CS2_S$	\overline{OE}	\overline{WE}	\overline{BYTE}_S	SA	\overline{LB}	\overline{UB}	D/Q0~7	D/Q8~15	Mode	Power
H	X	X	X	X	X	X	X	High-Z	High-Z	Deselected	Standby
X	L	X	X	X	X	X	X	High-Z	High-Z	Deselected	Standby
L	H	H	H	V _{SS}	SA ¹⁾	DNU	DNU	High-Z	DNU	Output Disabled	Active
L	H	L	H	V _{SS}	SA ¹⁾	DNU	DNU	Dout	DNU	Lower Byte Read	Active
L	H	X	L	V _{SS}	SA ¹⁾	DNU	DNU	Din	DNU	Lower Byte Write	Active

Note: X means don't care. (Must be low or high state)

DNU = Do Not Use

1) Address input for byte operation.

Flash DEVICE OPERATION

Byte/Word Mode

If the $\overline{\text{BYTE}}_F$ ball is set at logical "1", the device is in word mode, DQ0-DQ15 are active. Otherwise the $\overline{\text{BYTE}}_F$ ball is set at logical "0", the device is in byte mode, DQ0-DQ7 are active. DQ8-DQ14 are in the High-Z state and DQ15 ball is used as an input for the LSB (A-1) address ball.

Read Mode

Flash memory is controlled by Chip Enable ($\overline{\text{CE}}_F$), Output Enable ($\overline{\text{OE}}$) and Write Enable ($\overline{\text{WE}}$). When $\overline{\text{CE}}_F$ and $\overline{\text{OE}}$ are low and $\overline{\text{WE}}$ is high, the data stored at the specified address location will be the output of the device. The outputs are in high impedance state whenever $\overline{\text{CE}}_F$ or $\overline{\text{OE}}$ is high.

Standby Mode

Flash memory features Stand-by Mode to reduce power consumption. This mode puts the device on hold when the device is deselected by making $\overline{\text{CE}}_F$ high ($\overline{\text{CE}}_F = V_{IH}$). Refer to the DC characteristics for more details on stand-by modes.

Output Disable

The device outputs are disabled when $\overline{\text{OE}}$ is High ($\overline{\text{OE}} = V_{IH}$). The output balls are in high impedance state.

Automatic Sleep Mode

Flash memory features Automatic Sleep Mode to minimize the device power consumption. Since the device typically draws 5 μ A of current in Automatic Sleep Mode, this feature plays an extremely important role in battery-powered applications. When addresses remain steady for $t_{AA} + 50\text{ns}$, the device automatically activates the Automatic Sleep Mode. In the sleep mode, output data is latched and always available to the system. When addresses are changed, the device provides new data without wait time.





Figure 2. Auto Sleep Mode Operation

Autoselect Mode

Flash memory offers the Autoselect Mode to identify manufacturer and device type by reading a binary code. The Autoselect Mode allows programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. In addition, this mode allows the verification of the status of write protected blocks. The manufacturer and device code can be read via the command register. The Command Sequence is shown in Table 5 and Figure 3. The autoselect operation of block protect verification is initiated by first writing two unlock cycle. The third cycle must contain the bank address and autoselect command (90H). If Block address while (A6, A1, A0) = (0,1,0) is finally asserted on the address ball, it will produce a logical "1" at the device output DQ0 to indicate a write protected block or a logical "0" at the device output DQ0 to indicate a write unprotected block. To terminate the autoselect operation, write Reset command (F0H) into the command register.



Note : The 3rd Cycle and 4th Cycle address must include the same bank address. Please refer to Table 6 for device code.

Figure 3. Autoselect Operation

Write (Program/Erase) Mode

Flash memory executes its program/erase operations by writing commands into the command register. In order to write the commands to the register, \overline{CE}_F and \overline{WE} must be low and \overline{OE} must be high. Addresses are latched on the falling edge of \overline{CE}_F or \overline{WE} (whichever occurs last) and the data are latched on the rising edge of \overline{CE}_F or \overline{WE} (whichever occurs first). The device uses standard microprocessor write timing.

Program

Flash memory can be programmed in units of a word or a byte. Programming is writing 0's into the memory array by executing the Internal Program Routine. In order to perform the Internal Program Routine, a four-cycle command sequence is necessary. The first two cycles are unlock cycles. The third cycle is assigned for the program setup command. In the last cycle, the address of the memory location and the data to be programmed at that location are written. The device automatically generates adequate program pulses and verifies the programmed cell margin by the Internal Program Routine. During the execution of the Routine, the system is not required to provide further controls or timings.

During the Internal Program Routine, commands written to the device will be ignored. Note that a hardware reset during a program operation will cause data corruption at the corresponding location.




Figure 4. Program Command Sequence

Unlock Bypass

Flash memory provides the unlock bypass mode to save its program time. The mode is invoked by the unlock bypass command sequence. Unlike the standard program command sequence that contains four bus cycles, the unlock bypass program command sequence comprises only two bus cycles.

The unlock bypass mode is engaged by issuing the unlock bypass command sequence which is comprised of three bus cycles. Writing first two unlock cycles is followed by a third cycle containing the unlock bypass command (20H). Once the device is in the unlock bypass mode, the unlock bypass program command sequence is necessary to program in this mode. The unlock bypass program command sequence is comprised of only two bus cycles; writing the unlock bypass program command (A0H) is followed by the program address and data. This command sequence is the only valid one for programming the device in the unlock bypass mode.

The unlock bypass reset command sequence is the only valid command sequence to exit the unlock bypass mode. The unlock bypass reset command sequence consists of two bus cycles. The first cycle must contain the data (90H). The second cycle contains only the data (00H). Then, the device returns to the read mode.

Chip Erase

To erase a chip is to write 1's into the entire memory array by executing the Internal Erase Routine. The Chip Erase requires six bus cycles to write the command sequence. The erase set-up command is written after first two "unlock" cycles. Then, there are two more write cycles prior to writing the chip erase command. The Internal Erase Routine automatically pre-programs and verifies the entire memory for an all zero data pattern prior to erasing. The automatic erase begins on the rising edge of the last \overline{WE} or \overline{CE}_F pulse in the command sequence and terminates when DQ7 is "1". After that the device returns to the read mode.




Figure 5. Chip Erase Command Sequence

Block Erase

To erase a block is to write 1's into the desired memory block by executing the Internal Erase Routine. The Block Erase requires six bus cycles to write the command sequence shown in Table 5. After the first two "unlock" cycles, the erase setup command (80H) is written at the third cycle. Then there are two more "unlock" cycles followed by the Block Erase command. The Internal Erase Routine automatically pre-programs and verifies the entire memory prior to erasing it. The block address is latched on the falling edge of \overline{WE} or \overline{CE}_F , while the Block Erase command is latched on the rising edge of \overline{WE} or \overline{CE}_F .

Multiple blocks can be erased sequentially by writing the six bus-cycle operation in Fig 6. Upon completion of the last cycle for the Block Erase, additional block address and the Block Erase command (30H) can be written to perform the Multi-Block Erase. An 50us (typical) "time window" is required between the Block Erase command writes. The Block Erase command must be written within the 50us "time window", otherwise the Block Erase command will be ignored. The 50us "time window" is reset when the falling edge of the \overline{WE} occurs within the 50us of "time window" to latch the Block Erase command. During the 50us of "time window", any command other than the Block Erase or the Erase Suspend command written to the device will reset the device to read mode. After the 50 us of "time window", the Block Erase command will initiate the Internal Erase Routine to erase the selected blocks. Any Block Erase address and command following the exceeded "time window" may or may not be accepted. No other commands will be recognized except the Erase Suspend command.




Figure 6. Block Erase Command Sequence

Erase Suspend / Resume

The Erase Suspend command interrupts the Block Erase to read or program data in a block that is not being erased. The Erase Suspend command is only valid during the Block Erase operation including the time window of 50 us. The Erase Suspend command is not valid while the Chip Erase or the Internal Program Routine sequence is running.

When the Erase Suspend command is written during a Block Erase operation, the device requires a maximum of 20 us to suspend the erase operation. But, when the Erase Suspend command is written during the block erase time window (50 us), the device immediately terminates the block erase time window and suspends the erase operation.

After the erase operation has been suspended, the device is available for reading or programming data in a block that is not being erased. The system may also write the autoselect command sequence when the device is in the Erase Suspend mode.

When the Erase Resume command is executed, the Block Erase operation will resume. When the Erase Suspend or Erase Resume command is executed, the addresses are in Don't Care state.




Figure 7. Erase Suspend/Resume Command Sequence

Read While Write

Flash memory provides dual bank memory architecture that divides the memory array into two banks. The device is capable of reading data from one bank and writing data to the other bank simultaneously. This is so called the Read While Write operation with dual bank architecture; this feature provides the capability of executing the read operation during Program/Erase or Erase-Suspend-Program operation.

The Read While Write operation is prohibited during the chip erase operation. It is also allowed during erase operation when either single block or multiple blocks from same bank are loaded to be erased. It means that the Read While Write operation is prohibited when blocks from Bank1 and another blocks from Bank2 are loaded all together for the multi-block erase operation.

Block Group Protection & Unprotection

Flash memory feature hardware block group protection. This feature will disable both program and erase operations in any combination of twenty five block groups of memory. Please refer to Tables 10 and 11. The block group protection feature is enabled using programming equipment at the user's site. The device is shipped with all block groups unprotected.

This feature can be hardware protected or unprotected. If a block is protected, program or erase command in the protected block will be ignored by the device. The protected block can only be read. This is useful method to preserve an important program data. The block group unprotection allows the protected blocks to be erased or programed. All blocks must be protected before unprotect operation is executing. The block protection and unprotection can be implemented by the following method.

Table 9. Block Group Protection & Unprotection

Operation	\overline{CE}_F	\overline{OE}	\overline{WE}	\overline{BYTE}_F	A9	A6	A1	A0	DQ15/ A-1	DQ8/ DQ14	DQ0/ DQ7	\overline{RESET}
Block Group Protect	L	H	L	X	X	L	H	L	X	X	D _{IN}	V _{ID}
Block Group Unprotect	L	H	L	X	X	H	H	L	X	X	D _{IN}	V _{ID}

Address must be inputted to the block group address (A12~A20) during block group protection operation. Please refer to Figure 9 (Algorithm) and Switching Waveforms of Block Group Protect & Unprotect Operations.

Temporary Block Group Unprotect

The protected blocks of the Flash memory can be temporarily unprotected by applying high voltage ($V_{ID} = 8.5V \sim 12.5V$) to the \overline{RESET} ball. In this mode, previously protected blocks can be programmed or erased with the program or erase command routines. When the \overline{RESET} ball goes high ($\overline{RESET} = V_{IH}$), all the previously protected blocks will be protected again. If the WP/ACC ball is asserted at V_{IL} , the two outermost boot blocks remain protected.





Figure 8. Temporary Block Group Unprotect Sequence



Note : All blocks must be protected before unprotect operation is executing.

Figure 9. Block Group Protection & Unprotection Algorithms

Table 10. Flash Memory Block Group Address (Top Boot Block)

Block Group	Block Address									Block
	A20	A19	A18	A17	A16	A15	A14	A13	A12	
BGA0	0	0	0	0	0	0	X	X	X	BA0
BGA1	0	0	0	0	0	1	X	X	X	BA1 to BA3
					1	0				
					1	1				
BGA2	0	0	0	1	X	X	X	X	X	BA4 to BA7
BGA3	0	0	1	0	X	X	X	X	X	BA8 to BA11
BGA4	0	0	1	1	X	X	X	X	X	BA12 to BA15
BGA5	0	1	0	0	X	X	X	X	X	BA16 to BA19
BGA6	0	1	0	1	X	X	X	X	X	BA20 to BA23
BGA7	0	1	1	0	X	X	X	X	X	BA24 to BA27
BGA8	0	1	1	1	X	X	X	X	X	BA28 to BA31
BGA9	1	0	0	0	X	X	X	X	X	BA32 to BA35
BGA10	1	0	0	1	X	X	X	X	X	BA36 to BA39
BGA11	1	0	1	0	X	X	X	X	X	BA40 to BA43
BGA12	1	0	1	1	X	X	X	X	X	BA44 to BA47
BGA13	1	1	0	0	X	X	X	X	X	BA48 to BA51
BGA14	1	1	0	1	X	X	X	X	X	BA52 to BA55
BGA15	1	1	1	0	X	X	X	X	X	BA56 to BA59
BGA16	1	1	1	1	0	0	X	X	X	BA60 to BA62
					0	1				
					1	0				
BGA17	1	1	1	1	1	1	0	0	0	BA63
BGA18	1	1	1	1	1	1	0	0	1	BA64
BGA19	1	1	1	1	1	1	0	1	0	BA65
BGA20	1	1	1	1	1	1	0	1	1	BA66
BGA21	1	1	1	1	1	1	1	0	0	BA67
BGA22	1	1	1	1	1	1	1	0	1	BA68
BGA23	1	1	1	1	1	1	1	1	0	BA69
BGA24	1	1	1	1	1	1	1	1	1	BA70

Table 11. Flash Memory Block Group Address (Bottom Boot Block)

Block Group	Block Address									Block
	A20	A19	A18	A17	A16	A15	A14	A13	A12	
BGA0	0	0	0	0	0	0	0	0	0	BA0
BGA1	0	0	0	0	0	0	0	0	1	BA1
BGA2	0	0	0	0	0	0	0	1	0	BA2
BGA3	0	0	0	0	0	0	0	1	1	BA3
BGA4	0	0	0	0	0	0	1	0	0	BA4
BGA5	0	0	0	0	0	0	1	0	1	BA5
BGA6	0	0	0	0	0	0	1	1	0	BA6
BGA7	0	0	0	0	0	0	1	1	1	BA7
BGA8	0	0	0	0	0	1	X	X	X	BA8 to BA10
					1	0				
					1	1				
BGA9	0	0	0	1	X	X	X	X	X	BA11 to BA14
BGA10	0	0	1	0	X	X	X	X	X	BA15 to BA18
BGA11	0	0	1	1	X	X	X	X	X	BA19 to BA22
BGA12	0	1	0	0	X	X	X	X	X	BA23 to BA26
BGA13	0	1	0	1	X	X	X	X	X	BA27 to BA30
BGA14	0	1	1	0	X	X	X	X	X	BA31 to BA34
BGA15	0	1	1	1	X	X	X	X	X	BA35 to BA38
BGA16	1	0	0	0	X	X	X	X	X	BA39 to BA42
BGA17	1	0	0	1	X	X	X	X	X	BA43 to BA46
BGA18	1	0	1	0	X	X	X	X	X	BA47 to BA50
BGA19	1	0	1	1	X	X	X	X	X	BA51 to BA54
BGA20	1	1	0	0	X	X	X	X	X	BA55 to BA58
BGA21	1	1	0	1	X	X	X	X	X	BA59 to BA62
BGA22	1	1	1	0	X	X	X	X	X	BA63 to BA66
BGA23	1	1	1	1	0	0	X	X	X	BA67 to BA69
					0	1				
					1	0				
BGA24	1	1	1	1	1	1	X	X	X	BA70

Write Protect ($\overline{\text{WP}}$)

The $\overline{\text{WP}}/\text{ACC}$ ball has two useful functions. The one is that certain boot block is protected by the hardware method not to use V_{ID} . The other is that program operation is accelerated to reduce the program time (Refer to Accelerated program Operation Paragraph). When the $\overline{\text{WP}}/\text{ACC}$ ball is asserted at V_{IL} , the device can not perform program and erase operation in the two "outermost" 8K byte boot blocks independently of whether those blocks were protected or unprotected using the method described in "Block Group protection/Unprotection".

The write protected blocks can only be read. This is useful method to preserve an important program data.

The two outermost 8K byte boot blocks are the two blocks containing the lowest addresses in a bottom-boot-configured device, or the two blocks containing the highest addresses in a top-boot-configured device.

(K5A3280YT/K5A3380YT : BA69 and BA70, K5A3280YB/K5A3380YB : BA0 and BA1)

When the $\overline{\text{WP}}/\text{ACC}$ ball is asserted at V_{IH} , the device reverts to whether the two outermost 8K byte boot blocks were last set to be protected or unprotected. That is, block protection or unprotection for these two blocks depends on whether they were last protected or unprotected using the method described in "Block Group protection/unprotection".

Recommend that the $\overline{\text{WP}}/\text{ACC}$ ball must not be in the state of floating or unconnected, or the device may be led to malfunction.

Secode(Security Code) Block Region

The Secode Block feature provides a Flash memory region to be stored unique and permanent identification code, that is, Electronic Serial Number (ESN), customer code and so on. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the Secode Block region is protected, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field.

The Secode Block is factory locked or customer lockable. Before the device is shipped, the factory locked Secode Block is written on the special code and it is protected. The Secode Indicator bit (DQ7) is permanently fixed at "1" and it is not changed. The customer lockable Secode Block is unprotected, therefore it is programmed and erased. The Secode Indicator bit (DQ7) of it is permanently fixed at "0" and it is not changed. But once it is protected, there is no procedure to unprotect and modify the Secode Block.

The Secode Block region is 64K bytes in length and is accessed through a new command sequence (see Table 5). After the system has written the Enter Secode Block command sequence, the system may read the Secode Block region by using the same addresses of the boot blocks (8KBx8). The K5A3280YT/K5A3380YT occupies the address of the byte mode 3F0000H to 3FFFFFFH (word mode 1F8000H to 1FFFFFFH) and the K5A3280YB/K5A3380YB type occupies the address of the byte mode 000000H to 00FFFFFFH (word mode 000000H to 007FFFFH). This mode of operation continues until the system issues the Exit Secode Block command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to read mode.

Accelerated Program Operation

Accelerated program operation reduces the program time. This is one of two functions provided by the $\overline{\text{WP}}/\text{ACC}$ ball. When the $\overline{\text{WP}}/\text{ACC}$ ball is asserted as V_{HH} , the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotecting any protected blocks, and reduces the program operation time. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing V_{HH} from the $\overline{\text{WP}}/\text{ACC}$ ball returns the device to normal operation. **Recommend that the $\overline{\text{WP}}/\text{ACC}$ ball must not be asserted at V_{HH} except accelerated program operation, or the device may be damaged. In addition, the $\overline{\text{WP}}/\text{ACC}$ ball must not be in the state of floating or unconnected, otherwise the device may be led to malfunction.**

Software Reset

The reset command provides that the device is reseted to read mode or erase-suspend-read mode. The addresses are in Don't Care state. The reset command is valid between the sequence cycles in an erase command sequence before erasing begins, or in a program command sequence before programming begins. This resets the bank in which was operating to read mode. If the device is be erasing or programming, the reset command is invalid until the operation is completed. Also, the reset command is valid between the sequence cycles in an autoselect command sequence. In the autoselect mode, the reset command returns the bank to read mode. If a bank entered the autoselect mode in the Erase Suspend mode, the reset command returns the bank to erase-suspend-read mode. If DQ5 is high on erase or program operation, the reset command return the bank to read mode or erase-suspend-read mode if the bank was in the Erase Suspend state.

Hardware Reset

Flash memory offers a reset feature by driving the $\overline{\text{RESET}}$ ball to V_{IL} . The $\overline{\text{RESET}}$ ball must be kept low (V_{IL}) for at least 500ns. When the $\overline{\text{RESET}}$ ball is driven low, any operation in progress will be terminated and the internal state machine will be reset to the standby mode after 20 μ s. If a hardware reset occurs during a program operation, the data at that particular location will be lost. Once the $\overline{\text{RESET}}$ ball is taken high, the device requires 200ns of wake-up time until outputs are valid for read access. Also, note that all the data output balls are tri-stated for the duration of the $\overline{\text{RESET}}$ pulse.

The $\overline{\text{RESET}}$ ball may be tied to the system reset ball. If a system reset occurs during the Internal Program and Erase Routine, the device will be automatically reset to the read mode ; this will enable the systems microprocessor to read the boot-up firmware from the Flash memory.

Power-up Protection

To avoid initiation of a write cycle during V_{CCF} Power-up, $\overline{\text{RESET}}$ low must be asserted during power-up. After $\overline{\text{RESET}}$ goes high, the device is reset to the read mode.

Low V_{CCF} Write Inhibit

To avoid initiation of a write cycle during V_{CCF} power-up and power-down, a write cycle is locked out for V_{CCF} less than 1.8V. If $V_{CCF} < V_{LKO}$ (Lock-Out Voltage), the command register and all internal program/erase circuits are disabled. Under this condition the device will reset itself to the read mode. Subsequent writes will be ignored until the V_{CCF} level is greater than V_{LKO} . It is the user's responsibility to ensure that the control balls are logically correct to prevent unintentional writes when V_{CCF} is above 1.8V.

Write Pulse Glitch Protection

Noise pulses of less than 5ns(typical) on $\overline{\text{CE}}_F$, $\overline{\text{OE}}$, or $\overline{\text{WE}}$ will not initiate a write cycle.

Logical Inhibit

Writing is inhibited under any one of the following conditions : $\overline{\text{OE}} = V_{IL}$, $\overline{\text{CE}}_F = V_{IH}$ or $\overline{\text{WE}} = V_{IH}$. To initiate a write, $\overline{\text{CE}}_F$ and $\overline{\text{WE}}$ must be "0", while $\overline{\text{OE}}$ is "1".

DEVICE STATUS FLAGS

Flash memory has means to indicate its status of operation in the bank where a program or erase operation is in processes. Address must include bank address being executed internal routine operation. The status is indicated by raising the device status flag via corresponding DQ balls or the RY/ BY ball. The corresponding DQ balls are DQ7, DQ6, DQ5, DQ3 and DQ2. The status is as follows :

Table 12. Hardware Sequence Flags

	Status	DQ7	DQ6	DQ5	DQ3	DQ2	RY/BY
In Progress	Programming	$\overline{\text{DQ7}}$	Toggle	0	0	1	0
	Block Erase or Chip Erase	0	Toggle	0	1	Toggle	0
	Erase Suspend Read	1	1	0	0	Toggle (Note 1)	1
	Erase Suspend Read	Data	Data	Data	Data	Data	1
	Erase Suspend Program	$\overline{\text{DQ7}}$	Toggle	0	0	1	0
Exceeded Time Limits	Programming	$\overline{\text{DQ7}}$	Toggle	1	0	No Toggle	0
	Block Erase or Chip Erase	0	Toggle	1	1	(Note 2)	0
	Erase Suspend Program	$\overline{\text{DQ7}}$	Toggle	1	0	No Toggle	0

Notes :

1. DQ2 will toggle when the device performs successive read operations from the erase suspended block.
2. If DQ5 is High (exceeded timing limits), successive reads from a problem block will cause DQ2 to toggle.

DQ7 : $\overline{\text{Data}}$ Polling

When an attempt to read the device is made while executing the Internal Program, the complement of the data is written to DQ7 as an indication of the Routine in progress. When the Routine is completed an attempt to access to the device will produce the true data written to DQ7. When a user attempts to read the device during the Erase operation, DQ7 will be low. If the device is placed in the Erase Suspend Mode, the status can be detected via the DQ7 ball. If the system tries to read an address which belongs to a block that is being erased, DQ7 will be high. If a non-erased block address is read, the device will produce the true data to DQ7. If an attempt is made to program a protected block, DQ7 outputs complements the data for approximately 1 μ s and the device then returns to the Read Mode without changing data in the block. If an attempt is made to erase a protected block, DQ7 outputs complement data in approximately 100 μ s and the device then returns to the Read Mode without erasing the data in the block.

DQ6 : Toggle Bit

Toggle bit is another option to detect whether an Internal Routine is in progress or completed. Once the device is at a busy state, DQ6 will toggle. Toggling DQ6 will stop after the device completes its Internal Routine. If the device is in the Erase Suspend Mode, an attempt to read an address that belongs to a block that is being erased will produce a high output of DQ6. If an address belongs to a block that is not being erased, toggling is halted and valid data is produced at DQ6.

If an attempt is made to program a protected block, DQ6 toggles for approximately 1 μ s and the device then returns to the Read Mode without changing the data in the block. If an attempt is made to erase a protected block, DQ6 toggles for approximately 100 μ s and the device then returns to the Read Mode without erasing the data in the block.

DQ5 : Exceed Timing Limits

If the Internal Program/Erase Routine extends beyond the timing limits, DQ5 will go High, indicating program/erase failure.

DQ3 : Block Erase Timer

The status of the multi-block erase operation can be detected via the DQ3 ball. DQ3 will go High if 50 μ s of the block erase time window expires. In this case, the Internal Erase Routine will initiate the erase operation. Therefore, the device will not accept further write commands until the erase operation is completed. DQ3 is Low if the block erase time window is not expired. Within the block erase time window, an additional block erase command (30H) can be accepted. To confirm that the block erase command has been accepted, the software may check the status of DQ3 following each block erase command.


DQ2 : Toggle Bit 2

The device generates a toggling pulse in DQ2 only if an Internal Erase Routine or an Erase Suspend is in progress. When the device executes the Internal Erase Routine, DQ2 toggles only if an erasing block is read. Although the Internal Erase Routine is in the Exceeded Time Limits, DQ2 toggles only if an erasing block in the Exceeded Time Limits is read. When the device is in the Erase Suspend mode, DQ2 toggles only if an address in the erasing block is read. If a non-erasing block address is read during the Erase Suspend mode, then DQ2 will produce valid data. DQ2 will go High if the user tries to program a non-erase suspend block while the device is in the Erase Suspend mode. Combination of the status in DQ6 and DQ2 can be used to distinguish the erase operation from the program operation.

RY/BY : Ready/Busy

Flash memory has a Ready / Busy output that indicates either the completion of an operation or the status of Internal Algorithms. If the output is Low, the device is busy with either a program or an erase operation. If the output is High, the device is ready to accept any read/write or erase operation. When the RY/ BY ball is low, the device will not accept any additional program or erase commands with the exception of the Erase Suspend command. If Flash memory is placed in an Erase Suspend mode, the RY/ BY output will be High. For programming, the RY/ BY is valid (RY/ BY = 0) after the rising edge of the fourth WE pulse in the four write pulse sequence. For Chip Erase, RY/ BY is also valid after the rising edge of WE pulse in the six write pulse sequence. For Block Erase, RY/ BY is also valid after the rising edge of the sixth WE pulse.

The ball is an open drain output, allowing two or more Ready/ Busy outputs to be OR-tied. An appropriate pull-up resistor is required for proper operation.



$$R_p = \frac{V_{CCF}(\text{Max.}) - V_{OL}(\text{Max.})}{I_{OL} + \sum I_L} = \frac{2.9V}{2.1\text{mA} + \sum I_L}$$

where $\sum I_L$ is the sum of the input currents of all devices tied to the Ready / Busy ball.




Figure 10. Data Polling Algorithms





Figure 11. Toggle Bit Algorithms



Notes :

1. All protected block groups are unprotected.
(If $\overline{WP}/ACC = V_{IL}$, the two outermost boot blocks remain protected)
2. All previously protected block groups are protected once again.

Figure 12. Temporary Block Group Unprotect Routine

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Voltage on any ball relative to Vss	Vcc	Vcc _F , Vcc _S	-0.3 to +3.6
	RESET	VIN	-0.3 to +12.5
	WP/ACC		-0.3 to +12.5
	All Other Balls		-0.3 to Vcc+0.3V(Max.3.6V)
Temperature Under Bias	T _{bias}	-40 to +125	°C
Storage Temperature	T _{stg}	-65 to +150	°C
Operating Temperature	T _A	-40 to +85	°C

Notes :

1. Minimum DC voltage is -0.3V on Input/ Output balls. During transitions, this level may fall to -2.0V for periods <20ns. Maximum DC voltage on input / output balls is Vcc+0.3V(Max. 3.6V) which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.
2. Minimum DC voltage is -0.3V on RESET and WP/ACC balls. During transitions, this level may fall to -2.0V for periods <20ns. Maximum DC voltage on RESET and WP/ACC balls are 12.5V which, during transitions, may overshoot to 14.0V for periods <20ns.
3. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	Vcc _F , Vcc _S	2.7	3.0	3.3	V
Supply Voltage	Vss	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Com- mon	Input Leakage Current	V _{IN} =Vss to Vcc, Vcc=Vcc _{max}	-1.0	-	+1.0	μA
	Output Leakage Current	V _{OUT} =Vss to Vcc, Vcc=Vcc _{max} , OE=V _{IH}	-1.0	-	+1.0	μA
	Input Low Level	V _{IL}	-0.3	-	0.5	V
	Input High Level	V _{IH}	2.2	-	Vcc +0.3	V
	Output Low Level	V _{OL} I _{OL} = 2.1mA, Vcc = Vcc _{min}	-	-	0.4	V
	Output High Level	V _{OH} I _{OH} = -1.0mA, Vcc = Vcc _{min}	2.3	-	-	V
Flash	RESET Input Leakage Current	Vcc _F =Vcc _{max} , RESET=12.5V	-	-	35	μA
	WP/ACC Input Leakage Current	Vcc _F =Vcc _{max} , WP/ACC=12.5V	-	-	35	μA
	Active Read Current (1)	CE _F =V _{IL} , OE=V _{IH}	5MHz	-	14	20
			1MHz	-	3	6
	Active Write Current (2)	CE _F =V _{IL} , OE=V _{IH}	-	15	30	mA
	Read While Program Current (3)	CE _F =V _{IL} , OE=V _{IH}	-	25	50	mA
	Read While Erase Current (3)	CE _F =V _{IL} , OE=V _{IH}	-	25	50	mA
	Program While Erase Suspend Current	CE _F =V _{IL} , OE=V _{IH}	-	15	35	mA
	ACC Accelerated Program Current	CE _F =V _{IL} , OE=V _{IH}	ACC Ball	-	5	10
			Vcc _F Ball	-	15	30
	Standby Current	Vcc _F =Vcc _F max, CE _F =Vcc _F ± 0.3V, RESET=Vcc _F ± 0.3V, WP/ACC=Vcc _F ± 0.3V or Vss± 0.3V	-	5	18	μA
	Standby Curren During Reset	Vcc _F =Vcc _F max, RESET=Vss±0.3V, WP/ACC=Vcc _F ± 0.3V or Vss± 0.3V	-	5	18	μA

DC CHARACTERISTICS (Continued)

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
Flash	Automatic Sleep Mode	Isb3	$V_{IH}=V_{CCF}\pm 0.3V$, $V_{IL}=V_{SS}\pm 0.3V$, $\overline{OE}=V_{IL}$, $I_{OL}=I_{OH}=0$	-	5	18	μA
	Voltage for \overline{WP}/ACC Block Temporarily Unprotect and Program Acceleration (4)	V_{HH}	$V_{CCF} = 3.0V \pm 0.3V$	8.5	-	12.5	V
	Voltage for Autoselect and Block Protect (4)	V_{ID}	$V_{CCF} = 3.0V \pm 0.3V$	8.5	-	12.5	V
	Low V_{CCF} Lock-out Voltage (5)	V_{LKO}		1.8	-	2.5	V
SRAM	Operating Current	I_{CC1}	Cycle time=1 μs , 100% duty, $\overline{CS1}_S \leq 0.2V$, $CS2_S \geq V_{CCS}-0.2V$, $\overline{LB} \leq 0.2V$ and/or $\overline{UB} \leq 0.2V$ All outputs open, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CCS}-0.2V$, $\overline{BYTE}_S = V_{CCS} \pm 0.3V$ or $V_{SS} \pm 0.3V$	-	-	3	mA
		I_{CC2}	Cycle time=Min, 100% duty, $\overline{CS1}_S = V_{IL}$, $CS2_S = V_{IH}$, $\overline{LB} = V_{IL}$ and/or $\overline{UB} = V_{IL}$, All outputs open, $V_{IN} = V_{IL}$ or V_{IH} , $\overline{BYTE}_S = V_{CCS} \pm 0.3V$ or $V_{SS} \pm 0.3V$	-	22	28	mA
	Standby Current	I_{SB}	$\overline{CS1}_S \geq V_{CCS}-0.2V$, $CS2_S \geq V_{CCS}-0.2V$ ($\overline{CS1}_S$ controlled) or $CS2_S \leq 0.2V$ ($CS2_S$ controlled), $\overline{BYTE}_S = V_{CCS} \pm 0.3V$ or $V_{SS} \pm 0.3V$, Other input = 0~ V_{CCS}	-	0.5	15	μA

Notes :

1. The I_{CC} current listed includes both the DC operating current and the frequency dependent component(at 5 MHz).

The read current is typically 14 mA (@ $V_{CCF}=3.0V$, \overline{OE} at V_{IH} .)

2. I_{CC} active during Internal Routine(program or erase) is in progress.

3. I_{CC} active during Read while Write is in progress.

4. The high voltage (V_{HH} or V_{ID}) must be used in the range of $V_{CCF} = 3.0V \pm 0.3V$

5. Not 100% tested.

6. Typical values are measured at $V_{CCF} = V_{CCS} = 3.0V$, $T_a=25^\circ C$, not 100% tested.


CAPACITANCE ($T_A = 25^\circ C$, $V_{CCF} = V_{CCS} = 3.3V$, $f = 1.0MHz$)

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C_{IN}	$V_{IN}=0V$	-	18	pF
Output Capacitance	C_{OUT}	$V_{OUT}=0V$	-	20	pF
Control Ball Capacitance	C_{IN2}	$V_{IN}=0V$	-	18	pF


Note : Capacitance is periodically sampled and not 100% tested.

AC TEST CONDITION

Parameter	Value
Input Pulse Levels	0V to V_{CC}
Input Rise and Fall Times	5ns
Input and Output Timing Levels	$V_{CC}/2$
Output Load	$C_L = 30pF$



Input Pulse and Test Point



Output Load

Flash AC CHARACTERISTICS
Write(Erase/Program)Operations
Alternate \overline{WE} Controlled Write

Parameter		Symbol	70ns		80ns		Unit
			Min	Max	Min	Max	
Write Cycle Time (1)		tWC	70	-	80	-	ns
Address Setup Time		tAS	0	-	0	-	ns
		tASO	55	-	55	-	ns
Address Hold Time		tAH	45	-	45	-	ns
		tAHT	0	-	0	-	ns
Data Setup Time		tDS	35	-	35	-	ns
Data Hold Time		tDH	0	-	0	-	ns
Output Enable Setup Time (1)		tOES	0	-	0	-	ns
Output Enable Hold Time	Read (1)	tOE _{H1}	0	-	0	-	ns
	Toggle and Data Polling (1)	tOE _{H2}	10	-	10	-	ns
$\overline{CE_F}$ Setup Time		tCS	0	-	0	-	ns
$\overline{CE_F}$ Hold Time		tCH	0	-	0	-	ns
Write Pulse Width		tWP	35	-	35	-	ns
Write Pulse Width High		tWPH	25	-	25	-	ns
Programming Operation	Word	tPGM	14(typ.)		14(typ.)		μ s
	Byte		9(typ.)		9(typ.)		μ s
Accelerated Programming Operation	Word	tACCPGM	9(typ.)		9(typ.)		μ s
	Byte		7(typ.)		7(typ.)		μ s
Block Erase Operation (2)		tBERS	0.7(typ.)		0.7(typ.)		sec
V _{CCF} Set Up Time		tVCS	50	-	50	-	μ s
Write Recovery Time from $\overline{RY/BY}$		tRB	0	-	0	-	ns
\overline{RESET} High Time Before Read		tRH	50	-	50	-	ns
\overline{RESET} to Power Down Time		tRPD	20	-	20	-	μ s
Program/Erase Valid to $\overline{RY/BY}$ Delay		tBUSY	90	-	90	-	ns
V _{ID} Rising and Falling Time		tVID	500	-	500	-	ns
\overline{RESET} Pulse Width		tRP	500	-	500	-	ns
\overline{RESET} Low to $\overline{RY/BY}$ High		tRRB	-	20	-	20	μ s
\overline{RESET} Setup Time for Temporary Unprotect		tRSP	1	-	1	-	μ s
\overline{RESET} Low Setup Time		tRSTS	500	-	500	-	ns
\overline{RESET} High to Address Valid		tRSTW	200	-	200	-	ns
Read Recovery Time Before Write		tGHWL	0	-	0	-	ns
CE High during toggling bit polling		tCEPH	20	-	20	-	ns
\overline{OE} High during toggling bit polling		tOE _{PH}	20	-	20	-	ns

Notes : 1. Not 100% tested.
2. The duration of the Program or Erase operation varies and is calculated in the internal algorithms.

Flash AC CHARACTERISTICS
Write(Erase/Program)Operations
Alternate $\overline{CE_F}$ Controlled Writes

Parameter		Symbol	70ns		80ns		Unit
			Min	Max	Min	Max	
Write Cycle Time (1)		tWC	70	-	80	-	ns
Address Setup Time		tAS	0	-	0	-	ns
Address Hold Time		tAH	45	-	45	-	ns
Data Setup Time		tDS	35	-	35	-	ns
Data Hold Time		tDH	0	-	0	-	ns
Output Enable Setup Time (1)		tOES	0	-	0	-	ns
Output Enable Hold Time	Read (1)	tOE _{H1}	0	-	0	-	ns
	Toggle and \overline{Data} Polling (1)	tOE _{H2}	10	-	10	-	ns
\overline{WE} Setup Time		tWS	0	-	0	-	ns
\overline{WE} Hold Time		tWH	0	-	0	-	ns
$\overline{CE_F}$ Pulse Width		tCP	35	-	35	-	ns
$\overline{CE_F}$ Pulse Width High		tCPH	25	-	25	-	ns
Programming Operation	Word	tPGM	14(typ.)		14(typ.)		μ s
	Byte		9(typ.)		9(typ.)		μ s
Accelerated Programming Operation	Word	tACCPGM	9(typ.)		9(typ.)		μ s
	Byte		7(typ.)		7(typ.)		μ s
Block Erase Operation (2)		tBERS	0.7(typ.)		0.7(typ.)		sec
\overline{BYTE} Switching Low to Output HIGH-Z		tFLQZ	25	-	25	-	ns

Notes : 1. Not 100% tested.
2. This does not include the preprogramming time.


ERASE AND PROGRAM PERFORMANCE

Parameter		Limits			Unit	Comments
		Min	Typ	Max		
Block Erase Time		-	0.7	15	sec	Excludes 00H programming prior to erasure
Chip Erase Time		-	49	-	sec	
Word Programming Time		-	14	330	μ s	Excludes system-level overhead
Byte Programming Time		-	9	210	μ s	Excludes system-level overhead
Accelerated Byte/Word Program Time	Word Mode	-	9	210	μ s	Excludes system-level overhead
	Byte Mode	-	7	150	μ s	Excludes system-level overhead
Chip Programming Time	Word Mode	-	28	84	sec	Excludes system-level overhead
	Byte Mode	-	36	108	sec	
Erase/Program Endurance		100,000	-	-	cycles	Minimum 100,000 cycles guaranteed

Notes : 1. 25 °C, V_{CCF} = 3.0V 100,000 cycles, typical pattern.
2. System-level overhead is defined as the time required to execute the four bus cycle command necessary to program each byte. In the preprogramming step of the Internal Erase Routine, all bytes are programmed to 00H before erasure.

Flash SWITCHING WAVEFORMS

Read Operations




Parameter	Symbol	70ns		80ns		Unit
		Min	Max	Min	Max	
Read Cycle Time	t_{RC}	70	-	80	-	ns
Address Access Time	t_{AA}	-	70	-	80	ns
Chip Enable Access Time	t_{CE}	-	70	-	80	ns
Output Enable Time	t_{OE}	-	25	-	25	ns
\overline{CE}_F & \overline{OE} Disable Time (1)	t_{DF}	-	16	-	16	ns
Output Hold Time from Address, \overline{CE}_F or \overline{OE}	t_{OH}	0	-	0	-	ns
\overline{OE} Hold Time	t_{OH1}	0	-	0	-	ns

Note : 1. Not 100% tested.

Flash SWITCHING WAVEFORMS


Hardware Reset/Read Operations



Parameter	Symbol	70ns		80ns		Unit
		Min	Max	Min	Max	
Read Cycle Time	t_{RC}	70	-	80	-	ns
Address Access Time	t_{AA}	-	70	-	80	ns
Chip Enable Access Time	t_{CE}	-	70	-	80	ns
Output Hold Time from Address, \overline{CE}_F or \overline{OE}	t_{OH}	0	-	0	-	ns
RESET Pulse Width	t_{RP}	500	-	500	-	ns
RESET High Time Before Read	t_{RH}	50	-	50	-	ns

Flash SWITCHING WAVEFORMS


Alternate WE Controlled Program Operations



- Notes :**
1. $\overline{DQ7}$ is the output of the complement of the data written to the device.
 2. DOUT is the output of the data written to the device.
 3. PA : Program Address, PD : Program Data
 4. The illustration shows the last two cycles of the program command sequence.

Parameter	Symbol	70ns		80ns		Unit
		Min	Max	Min	Max	
Write Cycle Time	tWC	70	-	80	-	ns
Address Setup Time	tAS	0	-	0	-	ns
Address Hold Time	tAH	45	-	45	-	ns
Data Setup Time	tDS	35	-	35	-	ns
Data Hold Time	tDH	0	-	0	-	ns
$\overline{CE_F}$ Setup Time	tCS	0	-	0	-	ns
$\overline{CE_F}$ Hold Time	tCH	0	-	0	-	ns
\overline{OE} Setup Time	tOES	0	-	0	-	ns
Write Pulse Width	tWP	35	-	35	-	ns
Write Pulse Width High	tWPH	25	-	25	-	ns
Programming Operation	Word	14(typ.)		14(typ.)		us
	Byte	9(typ.)		9(typ.)		us
Accelerated Programming Operation	Word	9(typ.)		9(typ.)		μs
	Byte	7(typ.)		7(typ.)		μs
Read Cycle Time	tRC	70	-	80	-	ns
Chip Enable Access Time	tCE	-	70	-	80	ns
Output Enable Time	tOE	-	25	-	25	ns
$\overline{CE_F}$ & \overline{OE} Disable Time	tDF	-	16	-	16	ns
Output Hold Time from Address, $\overline{CE_F}$ or \overline{OE}	tOH	0	-	0	-	ns
Program/Erase Valide to RY/BY Delay	tBUSY	90	-	90	-	ns
Recovery Time from RY/BY	tRB	0	-	0	-	ns

Flash SWITCHING WAVEFORMS


Alternate \overline{CE}_F Controlled Program Operations**Notes :**

1. DQ7 is the output of the complement of the data written to the device.
2. DOUT is the output of the data written to the device.
3. PA : Program Address, PD : Program Data
4. The illustration shows the last two cycles of the program command sequence.


Parameter		Symbol	70ns		80ns		Unit
			Min	Max	Min	Max	
Write Cycle Time		tWC	70	-	80	-	ns
Address Setup Time		tAS	0	-	0	-	ns
Address Hold Time		tAH	45	-	45	-	ns
Data Setup Time		tDS	35	-	35	-	ns
Data Hold Time		tDH	0	-	0	-	ns
\overline{OE} Setup Time		tOES	0	-	0	-	ns
\overline{WE} Setup Time		tWS	0	-	0	-	ns
\overline{WE} Hold Time		tWH	0	-	0	-	ns
\overline{CE}_F Pulse Width		tCP	35	-	35	-	ns
\overline{CE}_F Pulse Width High		tCPH	25	-	25	-	ns
Programming Operation	Word	tPGM	14(typ.)		14(typ.)		μ s
	Byte		9(typ.)		9(typ.)		μ s
Accelerated Programming Operation	Word	tACCPGM	9(typ.)		9(typ.)		μ s
	Byte		7(typ.)		7(typ.)		μ s
Program/Erase Valid to RY/ \overline{BY} Delay		tBUSY	90	-	90	-	ns
Recovery Time from RY/ \overline{BY}		tRB	0	-	0	-	ns

Flash SWITCHING WAVEFORMS


Word to Byte Timing Diagram for Read Operation



Byte to Word Timing Diagram for Read Operation




\overline{BYTE} Timing Diagram for Write Operation




Parameter	Symbol	70ns		80ns		Unit
		Min	Max	Min	Max	
Chip Enable Access Time	t_{CE}	-	70	-	80	ns
\overline{CE}_F to \overline{BYTE} Switching Low or High	t_{ELFL}/t_{ELFH}	-	5	-	5	ns
\overline{BYTE} Switching Low to Output HIGH-Z	t_{FLQZ}	-	25	-	25	ns
\overline{BYTE} Switching High to Output Active	t_{FHQV}	-	25	-	25	ns

Flash SWITCHING WAVEFORMS Chip/Block Erase Operations



Note : BA : Block Address

Parameter	Symbol	70ns		80ns		Unit
		Min	Max	Min	Max	
Write Cycle Time	tWC	70	-	80	-	ns
Address Setup Time	tAS	0	-	0	-	ns
Address Hold Time	tAH	45	-	45	-	ns
Data Setup Time	tDS	35	-	35	-	ns
Data Hold Time	tDH	0	-	0	-	ns
\overline{OE} Setup Time	tOES	0	-	0	-	ns
\overline{CE}_F Setup Time	tCS	0	-	0	-	ns
Write Pulse Width	tWP	35	-	35	-	ns
Write Pulse Width High	tWPH	25	-	25	-	ns
Read Cycle Time	tRC	70	-	80	-	ns
V_{CC_F} Set Up Time	tVCS	50	-	50	-	μ s

Flash SWITCHING WAVEFORMS
Read While Write Operations

Note : This is an example in the program-case of the Read While Write function.


DA1 : Address of Bank1, DA2 : Address of Bank 2

PA = Program Address at one bank , RA = Read Address at the other bank, PD = Program Data In , RD = Read Data Out

Parameter	Symbol	70ns		80ns		Unit
		Min	Max	Min	Max	
Write Cycle Time	tWC	70	-	80	-	ns
Write Pulse Width	tWP	35	-	35	-	ns
Write Pulse Width High	tWPH	25	-	25	-	ns
Address Setup Time	tAS	0	-	0	-	ns
Address Hold Time	tAH	45	-	45	-	ns
Data Setup Time	tDS	35	-	35	-	ns
Data Hold Time	tDH	0	-	0	-	ns
Read Cycle Time	tRC	70	-	80	-	ns
Chip Enable Access Time	tCE	-	70	-	80	ns
Address Access Time	tAA	-	70	-	80	ns
Output Enable Access Time	tOE	-	25	-	25	ns
\overline{OE} Setup Time	tOES	0	-	0	-	ns
\overline{OE} Hold Time	tOE2	10	-	10	-	ns
\overline{CE}_F & \overline{OE} Disable Time	tDF	-	16	-	16	ns
Address Hold Time	tAHT	0	-	0	-	ns
\overline{CE}_F High during toggle bit polling	tCEPH	20	-	20	-	ns


Flash SWITCHING WAVEFORMS

Data Polling During Internal Routine Operation



Note : *DQ7=Valid Data (The device has completed the internal operation).


RY/BY Timing Diagram During Program/Erase Operation




Parameter	Symbol	70ns		80ns		Unit
		Min	Max	Min	Max	
Program/Erase Valid to RY/BY Delay	tBUSY	90	-	90	-	ns
Chip Enable Access Time	tCE	-	70	-	80	ns
Output Enable Time	tOE	-	25	-	25	ns
CE_F & OE Disable Time	tdF	-	16	-	16	ns
Output Hold Time from Address, CE_F or OE	toH	0	-	0	-	ns
OE Hold Time	toEH2	10	-	10	-	ns

Flash SWITCHING WAVEFORMS

Toggle Bit During Internal Routine Operation



Note : Address for the write operation must include a bank address (A19~A20) where the data is written.




Note : DQ2 is read from the erase-suspended block.


Parameter	Symbol	70ns		80ns		Unit
		Min	Max	Min	Max	
Output Enable Access Time	tOE	-	25	-	25	ns
\overline{OE} Hold Time	tOE2	10	-	10	-	ns
Address Hold Time	tAHT	0	-	0	-	ns
Address Setup	tASO	55	-	55	-	ns
Address Setup Time	tAS	0	-	0	-	ns
Data Hold Time	tDH	0	-	0	-	ns
\overline{CE}_F High during toggle bit polling	tCEPH	20	-	20	-	ns
\overline{OE} High during toggle bit polling	tOE2	20	-	20	-	ns

Flash SWITCHING WAVEFORMS

RESET Timing Diagram




Reset Timings NOT during Internal Routine



Reset Timings during Internal Routine


Power-up and RESET Timing Diagram



Parameter	Symbol	70ns		80ns		Unit
		Min	Max	Min	Max	
$\overline{\text{RESET}}$ Pulse Width	t_{RP}	500	-	500	-	ns
$\overline{\text{RESET}}$ Low to Valid Data (During Internal Routine)	t_{READY}	-	20	-	20	μs
$\overline{\text{RESET}}$ Low to Valid Data (Not during Internal Routine)	t_{READY}	-	500	-	500	ns
$\overline{\text{RESET}}$ High Time Before Read	t_{RH}	50	-	50	-	ns
$\overline{\text{RY/BY}}$ Recovery Time	t_{RB}	0	-	0	-	ns
$\overline{\text{RESET}}$ High to Address Valid	t_{RSTW}	200	-	200	-	ns
$\overline{\text{RESET}}$ Low Set-up Time	t_{RSTS}	500	-	500	-	ns


Flash SWITCHING WAVEFORMS

Block Group Protect & Unprotect Operations



Notes : Block Group Protect (A6=V_{IL}, A1=V_{IH}, A0=V_{IL}), Status=01H
 Block Group Unprotect (A6=V_{IH}, A1=V_{IH}, A0=V_{IL}), Status=00H
 BGA = Block Group Address (A12 ~ A20)

Temporary Block Group Unprotect



SRAM AC CHARACTERISTICS

Parameter List		Symbol	55ns		Units
			Min	Max	
Read	Read cycle time	t _{RC}	55	-	ns
	Address access time	t _{AA}	-	55	ns
	Chip select to output	t _{CO1} , t _{CO2}	-	55	ns
	Output enable to valid output	t _{OE}	-	25	ns
	\overline{UB} , \overline{LB} Access Time	t _{BA}	-	55	ns
	Chip select to low-Z output	t _{LZ1} , t _{LZ2}	10	-	ns
	\overline{UB} , \overline{LB} enable to low-Z output	t _{BLZ}	10	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	ns
	Chip disable to high-Z output	t _{HZ1} , t _{HZ2}	0	20	ns
	\overline{UB} , \overline{LB} disable to high-Z output	t _{BHZ}	0	20	ns
	Output disable to high-Z output	t _{OHZ}	0	20	ns
	Output hold from address change	t _{OH}	10	-	ns
Write	Write cycle time	t _{WC}	55	-	ns
	Chip select to end of write	t _{CW}	45	-	ns
	Address set-up time	t _{AS}	0	-	ns
	Address valid to end of write	t _{AW}	45	-	ns
	\overline{UB} , \overline{LB} Valid to End of Write	t _{BW}	45	-	ns
	Write pulse width	t _{WP}	40	-	ns
	Write recovery time	t _{WR}	0	-	ns
	Write to output high-Z	t _{WHZ}	0	20	ns
	Data to write time overlap	t _{DW}	20	-	ns
	Data hold from write time	t _{DH}	0	-	ns
	End write to output low-Z	t _{OW}	5	-	ns

SRAM DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition	Min	Typ	Max	Unit
V _{CCS} for data retention	V _{DR}	$\overline{CS1}_S \geq V_{CCS} - 0.2V$	1.5	-	3.3	V
Data retention current	I _{DR}	V _{CCS} =3.0V, $\overline{CS1}_S \geq V_{CCS} - 0.2V$	-	0.5	15	μA
Data retention set-up time	t _{SDR}	See data retention waveform	0	-	-	ns
Recovery time	t _{RDR}		t _{RC}	-	-	

1. $\overline{CS1}_S \geq V_{CCS} - 0.2V$, $CS2_S \geq V_{CCS} - 0.2V$ ($\overline{CS1}_S$ controlled) or $CS2_S \leq 0.2V$ ($CS2_S$ controlled)


2. Typical values are measured at V_{CC}=3.0V, T_a=25°C, not 100% tested.

SRAM TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS1}_S = \overline{OE} = V_{IL}$, $CS2_S = \overline{WE} = V_{IH}$, \overline{UB} or/and $\overline{LB} = V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE} = V_{IH}$)




NOTES (READ CYCLE)


1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.

SRAM TIMING DIAGRAMS


TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{WE} Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{CS1s}$ Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (\overline{UB} , \overline{LB} Controlled)




NOTES (WRITE CYCLE)


1. A write occurs during the overlap (t_{WP}) of low $\overline{CS1S}$ and low \overline{WE} . A write begins when $\overline{CS1S}$ goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when $\overline{CS1S}$ goes high and \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the $\overline{CS1S}$ going low to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS1S}$ or \overline{WE} going high.

SRAM DATA RETENTION WAVE FORM

$\overline{CS1S}$ controlled



$\overline{CS2S}$ controlled



PACKAGE DIMENSION

