# 2M x 32 SDRAM

512K x 32bit x 4 Banks Synchronous DRAM LVTTL(2.5V)

Extended Temperature 86-TSOP

Revision 1.7

December 2001

Samsung Electronics reserves the right to change products or specification without notice.



## **Revision History**

## **Revision 1.6 (October 24, 2001)**

• Not Supported 90 Ball FBGA

## **Revision 1.6 (October 24, 2001)**

• Removed CAS Latency 1 from the spec.

## Revision 1.5 (August 7, 2001) - Target

Added CAS Latency 1

### **Revision 1.4(July 13, 2001)**

• Guaranteed 2.3V ~ 3.3V wide range VDD.

### Revision 1.3 (April 6, 2001)

- Reduced ICC current value
  - -Changed ICC6 value from 450um to 350um
  - -Changed ICC2P from 3mA to 1.2mA and ICC2PS from 2mA to1.2mA
  - -Changed ICC3P from 20mA to 10mA and ICC3PS from 20mA to 10mA
  - -Changed ICC3N from 55mA to 45mA and ICC3NS from 40mA to 30mA
  - -Changed ICC4 of K4S643234E-70 from 155mA to 130mA
  - -Changed ICC5 of K4S643234E-70 from 160mA to 145mA

### **Revision 1.2 (March 21, 2001)**

- Specified the current value as super low power for K4S643234E-80/10
- Supported 90Ball FBGA as well as 86-TSOP

## Revision 1.1 (March 06, 2000)

• Added K4S643234E-80/10 as a low curnent product.

## **Revision 1.0 (January 12, 2000)**

· Final spec

### Revision 0.0 (December 20, 2000) - Preliminary Spec.

Initial draft



## 512K x 32Bit x 4 Banks Synchronous DRAM

### **FEATURES**

- It guarantee 2.3V ~ 3.3V wide range VDD.
- · LVTTL compatible with multiplexed address
- · Four banks operation
- · MRS cycle with address key programs
  - -. CAS latency (2 & 3)
  - -. Burst length (1, 2, 4, 8 & Full page)
  - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- · Burst read single-bit write operation
- · DQM for masking
- · Auto & self refresh
- 15.6us refresh duty cycle(4K/64ms)
- Extended temperature range : (-25°C to +85°C)

### **GENERAL DESCRIPTION**


The K4S643234E is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

### **ORDERING INFORMATION**

Part NO.	Max Freq.	Interface	Package
K4S643234E-TE60	166MHz		
K4S643234E-TE70	143MHz	LVTTL	86
K4S643234E-TE80	125MHz	LVIIL	TSOP(II)
K4S643234E-TE10	100MHz		

• -E : Extended temperature (-25°C to +85°C)

### **FUNCTIONAL BLOCK DIAGRAM**



\* Samsung Electronics reserves the right to change products or specification without notice.



# **PIN CONFIGURATION** (Top view) **86-TSOP**

	ı			т	
VDD	Н	1 0	86	Ļ	Vss
DQ0		2	85	E	DQ15
VDDQ	Е	3	84		
DQ1	þ	4	83		
DQ2	4	5	82	P	DQ13
Vssq	9	6	81	P	
DQ3	q	7	80		
DQ4	4	8	79	þ	
VDDQ	q	9	78		
DQ5	q	10	77	þ	DQ10
DQ6	Ц	11	76		
Vssq	Ц	12	75	Ь	VDDQ
DQ7	П	13	74	Ь	DQ8
N.C	Ц	14	73	Ь	N.C
VDD	Ц	15	72	Ь	Vss
DQM0	Ц	16	71	þ	DQM1
WE	Ц	17	70		
CAS	Ц	18	69	þ	
RAS	Ц	19	68	Ь	CLK
CS	Ц	20	67		
N.C	Ц	21	66		
BA0			65		
BA1		23	64		A7
A10/AP	Ь	24	63		A6
A0	Ц	25	62	Ь	A5
A1	Д	26	61	þ	A4
A2	П	27	60		A3
DQM2	Ц	28	59		DQM3
Vdd	Ц	29	58		
N.C	Ц	30		Ь	
DQ16	Ц	31	56	þ	DQ31
Vssq	Ц	32	55		
DQ17	Ц	33	54		
DQ18		34	53		
VDDQ		35	52	Ь	Vssq
DQ19		36	51	Ь	
DQ20		37	50	Ь	
Vssq	П	38	49		
DQ21	П	39	48		DQ26
DQ22	В	40	47		
VDDQ	П	41	46		Vssq
DQ23		42	45	Б	DQ24
VDD	d	43	44		Vss
• 55			7-7	Γ	

86Pin TSOP (II) (400mil x 875mil) (0.5 mm Pin pitch)



## **PIN FUNCTION DESCRIPTION**

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM.
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle.  CKE should be enabled at least one cycle prior to new command.  Disables input buffers for power down mode.
A0 ~ A10	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, Column address : CA0 ~ CA7
BA0,1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low.  Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM0 ~ 3	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~ 31	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
NC	No Connection	This pin is recommended to be left No connection on the device.



### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.5 ~ 3.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-0.5 ~ 3.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	PD	0.8	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

### DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 to 85°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	2.3	2.5	3.3	V	
Input logic high voltage	ViH	0.8*VDDQ	2.5	VDDQ+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.7	V	2
Output logic high voltage	Voн	0.9*VDDQ	-	-	V	IOH = -1mA
Output logic low voltage	Vol	-	-	0.4	V	IOL = 1mA
Input leakage current	I⊔	-15	-	15	uA	3

**Notes :** 1. ViH (max) = 5.3V AC.The overshoot voltage duration is  $\leq 3$ ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is  $\leq$  3ns.
- 3. Any input  $0V \le VIN \le VDDQ$ ,

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

### **CAPACITANCE** (VDD = 2.5V, TA = 23°C, f = 1MHz, VREF = 1.4V $\pm 200$ mV)

Pin	Symbol	Min	Max	Unit
Clock	Cclk	-	4	pF
RAS, CAS, WE, CS, CKE, DQM	CIN	-	4.5	pF
Address	CADD	-	4.5	pF
DQ0 ~ DQ31	Соит	-	6.5	pF



## **DC CHARACTERISTICS**

(Recommended operating condition unless otherwise noted, TA = -25 to +85°C, VIH(min)/VIL(max)=1.7V/0.7V)

Parameter	Symbol	Test Condition		Spe	eed		Unit	Note
Parameter	Symbol	rest condition	-60	-70	-80	-10	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst Length =1 $\text{trc} \ge \text{trc}(\text{min}), \text{ tcc} \ge \text{tcc}(\text{min}), \text{ lo} = 0\text{mA}$	150	130	125	110	mA	2
Precharge Standby Current in	ICC2P	CKE ≤ VIL(max), tcc = 15ns		1		mA		
power-down mode	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞		1	IIIA			
Precharge Standby Current	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 15ns Input signals are changed one time during 30ns		1	0		mA	
in non power-down mode	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable						
Active Standby Current	ІссзР	CKE ≤ VIL(max), tcc = 15ns		3		A		
in power-down mode	Icc3PS	CKE ≤ VIL(max), tcc = ∞		(	mA			
Active Standby Current	ІссзN	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 15ns Input signals are changed one time during 30ns		4	0		mA	
in non power-down mode (One Bank Active)	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable		3	0			
Operating Current	ICC4	lo = 0 mA, Page Burst	165	130	125	110	mA	2
Refresh Current	ICC5	trc ≥ trc(min)	170 145 135 125		mA	3		
Self Refresh Current	f Refresh Current Icc6 CKE ≤ 0.2V						uA	


Notes: 1. Unless otherwise notes, Input level is CMOS(VIH/VIL=VDDQ/VSSQ) in LVTTL.

- 2. Measured with outputs open.
- 3. Refresh period is 64ms.



## AC OPERATING TEST CONDITIONS (VDD = 2.3V ~ 3.3V TA = -25 to 85°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.9*VDDQ/0.4	V
Input timing measurement reference level	1.05	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.05	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

### **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

D		0				Ver	sion				I Incl	NI-1-
Parameter		Symbol	-60		-7	-70		-80		10	Unit	Note
CAS Latency		CL	3	2	3	2	3	2	3	2	CLK	
CLK cycle time		tCC(min)	6	10	7	10	8	12	10	12	ns	
Row active to row active	delay	tRRD(min)		2								
RAS to CAS delay		tRCD(min)	3	2	3	2	3	2	2	2	CLK	1
Row precharge time		tRP(min)	3	2	3	2	3	2	2	2	CLK	1
		tRAS(min)	7	5	7	5	6	4	5	4	CLK	1
Row active time		tRAS(max)	100									
Row cycle time		tRC(min)	10	7	10	7	10	7	10	9	CLK	1
Last data in to row prech	narge	tRDL(min)	2									2
Last data in to new col.a	ddress delay	tCDL(min)					1				CLK	2
Last data in to burst stop	)	tBDL(min)				,	1				CLK	2
Col. address to col. addr	ess delay	tCCD(min)	1									3
Mode Register Set cycle time tmrs			2								CLK	
Number of valid	CAS Lat	ency=3				2	2					
output data	CAS Lat	ency=2				,	1				ea	4

**Note :** 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. Refer to the following ns-unit based AC table.



Parameter	Symbol		Unit							
Parameter	Symbol	-60	-70	-80	-10					
Row active to row	tRRD(min)	12	14	16	20	ns				
RAS to CAS delay	tRCD(min)	18	21	20	20	ns				
Row precharge time	tRP(min)	18	20	20	20	ns				
Row active time	tRAS(min)	42	49	48	48	ns				
Row active time	tRAS(max)	100								
Row cycle time	tRC(min)	60	70	80	100	ns				

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.

## AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parame	tor	Symbol	-6	60	-7	<b>'</b> 0	-8	30	-1	10	Unit	Note
raiaille	iei	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oilit	NOLE
CLK cycle time	CAS Latency=3	tcc	6 100	1000	7	1000	8	1000	10	1000	ns	1
OLN Cycle time	CAS Latency=2	icc	10	1000	10	1000	12	1000	12	1000	115	'
CLK to valid	CAS Latency=3	tsac	-	5.5	-	5.5	-	6	-	6	ns	1 2
output delay	CAS Latency=2		-	6	-	6	-	8	-	8		1, 2
Output data hold time		tон	2	-	2	-	2	-	2	-	ns	2
CLK high pulse width	CAS Latency=3	tch	2.5	-	3	-	3	-	3.5	-	ns	3
	CAS Latency=2		3	-	3	-	3	-	3.5	-		3
CLK low	CAS Latency=3	tCL	2.5	-	3	-	3	-	3.5	-	- ns	3
pulse width	CAS Latency=2	ICL	3	-	3	-	3	-	3.5	-		3
Input setup time	CAS Latency=3	tss	1.5	-	1.75	-	2	-	2.5	-	ns	3
input setup time	CAS Latency=2	133	2.5	-	2.5	-	2	-	2.5	-	113	3
Input hold time	•	tsH	1	-	1	-	1	-	1	-	ns	3
CLK to output in Low-Z		tslz	1	-	1	-	1	-	1	-	ns	2
CLK to output	CAS latency=3	tshz	-	5.5	-	5.5	-	6	-	6	ne	
in Hi-Z	CAS latency=2	ISHZ	-	6	-	6	-	8	-	8	ns	-

Note: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf)=1ns.
  - If tr & tf is longer than 1ns, transient time compensation should be considered,
  - i.e., [(tr + tf)/2-1]ns should be added to the parameter.



#### SIMPLIFIED TRUTH TABLE

C	ommand		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	<b>BA</b> 0,1	A10/AP	, A9 ~ A0	Note				
Register	Mode regist	ter set	Н	Х	L	L	L	L	Х		OP cod	е	1,2				
	Auto refresi	Auto refresh		Auto refresh		Auto refresh		Н	L	L	L	Н	Х		Х		3
Refresh		Entry	Н	L	_	_	L	""	^	^			3				
Reflesii	Self refresh	Exit	L	Н	L	Н	Н	Н	Х		Х		3				
		LXII	ı	11	Н	Х	Х	Х	^		X						
Bank active & row	addr.		Н	Х	L	L	Н	Н	Х	V	Row a	address					
Read &	Auto precha	arge disable	Н	Х	L	Н	L	Н	Х	V	L	Column address	4				
column address	Auto precha	arge enable		^	_	''	_	П	^	V	Н	(A <sub>0</sub> ~ A <sub>7</sub> )	4,5				
Write &	Auto precha	arge disable	- н	Х	L	Н	L	L L	Х	V	L	Column address	4				
column address	Auto precha	arge enable			<u> </u>	11				V	Н	(A <sub>0</sub> ~ A <sub>7</sub> )	4,5				
Burst Stop			Н	Х	L	Н	Н	L	Х		Χ		6				
Precharge	Bank select	ank selection		Х	L	L	Н	L	Х	V	L	Х					
Frecharge	All banks		Η	^	L	<u> </u>	11	L	^	Х	Н	^					
		Entry	Н	L	Н	Х	Х	Х	Х								
Clock suspend or active power down	า	Littiy		L	L	V	V	V	^	X							
		Exit	L	Н	Х	Х	Х	Х	Х								
		Entry	Н	L	Н	Х	Х	Х	х								
Precharge power	down mode	Littiy		_	L	Н	Н	Н	Λ		Х						
r recharge power	down mode	Exit	L	Н	Н	Х	Х	Х	Х		^						
		EXIL	ı	11	L	V	V	V	^								
DQM			Η			Χ			V		Х		7				
No operation com	mand		Н	Х	Н	Х	Х	Х	Х		Х						
Two operation com	manu		11	^	L	Н	Н	Н	^	χ							

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes: 1. OP Code: Operand code

Ao ~ A10 & BAo ~ BA1 : Program keys. (@ MRS)

- 2. MRS can be issued only at all banks precharge state.
  - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.
- The automatical precharge without row precharge command is meant by "Auto".
  - Auto/self refresh can be issued only at all banks precharge state.
- 4. BA0 ~ BA1 : Bank select addresses.
  - If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
  - If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
  - If both BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
  - If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected.
  - If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
- 5. During burst read or write with auto precharge, new read/write command can not be issued.
  - Another bank read/write command can be issued after the end of burst.
  - New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)



## MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BA0 ~ BA1	A10/AP	A9	A8	A7	A6	<b>A</b> 5	A4	Аз	A2	A1	Ao
Function	RFU	RFU	W.B.L	T-1	TM		AS Laten	су	BT	В	urst Lengtl	h

Test Mode				CAS	Laten	су	Bu	Burst Length						
A8	A7	Туре	A <sub>6</sub>	<b>A</b> 5	A4	Latency	Аз	Type	A2	A1	Ao	BT = 0	BT = 1	
0	0	0 Mode Register Set		0	0	Reserved	0	Sequential	0	0	0	1	1	
0	1	Reserved		0	1	Reserved	1	Interleave	0	0	1	2	2	
1	0	Reserved		1	0	2			0	1	0	4	4	
1	1	Reserved	0	1	1	3			0	1	1	8	8	
	Write Burst Length		1	0	0	Reserved			1	0	0	Reserved	Reserved	
<b>A</b> 9	A9 Length		1	0	1	Reserved			1	0	1	Reserved	Reserved	
0	0 Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved	
1	Single Bit		1	1	1	Reserved			1	1	1	Full Page	Reserved	

Full Page Length: x32 (256)

### **POWER UP SEQUENCE**

SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

- 1. Apply power and start clock. Must maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

Note: 1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.

2. RFU (Reserved for future use) should stay "0" during MRS cycle.



# **BURST SEQUENCE (BURST LENGTH = 4)**

Initial A	Address		Sogu	ential		Interleave							
A1	A <sub>0</sub>		Sequ	entiai									
0	0	0	1	2	3	0	1	2	3				
0	1	1	2	3	0	1	0	3	2				
1	0	2	3	0	1	2	3	0	1				
1	1	3	0	1	2	3	2	1	0				

## **BURST SEQUENCE (BURST LENGTH = 8)**

Ini	Sequential									Interleave									
A2	A1	Ao				Sequ	Cilliai			intelleave									
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6	
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5	
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4	
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2	
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1	
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0	

