

Document Title

512Kx36 & 1Mx18 Synchronous Pipelined SRAM

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
Rev. 0.0	- Initial Document	Apr. 2000	Advance
Rev. 0.1	- Leakage current test condition changed from V _{DD} to V _{DDQ} Package height changed.(From 2.4 to 2.5)	May. 2000	Advance
Rev. 0.2	- ZQ tolerance changed from 10% to 15%	Aug. 2000	Advance
Rev. 0.3	- Recommended DC Operating Conditions for V _{REF} and V _{CM-CLK} changed from Min 0.6V to 0.68V, from Max 0.9V to 1.0V - Setup time for -HC30 part changed from 0.4ns to 0.5ns - Hold time for -HC30 part changed from 0.6ns to 0.5ns - Setup time for -HC25 part changed from 0.4ns to 0.5ns - Hold time for -HC25 part changed from 0.7ns to 0.5ns	Mar. 2001	Preliminary
Rev. 0.4	- Package thermal characteristics added.	May. 2001	Preliminary
Rev. 1.0	- Final specification release.	Sep. 2001	Final
Rev. 2.0	- Recommended DC Operating Condition changed for Max V _{DDQ} from 2.0V to 1.9V and for Max V _{REF} and V _{CM-CLK} from 1.0V to 0.95V I _{SBZZ} changed from 70mA to 150mA	Dec. 2001	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.


512Kx36 & 1Mx18 Synchronous Pipelined SRAM

FEATURES

- 512Kx36 or 1Mx18 Organizations.
- 2.5V V_{DD}/1.5V V_{DDQ} (1.9V max V_{DDQ}).
- HSTL Input and Output Levels.
- Differential, HSTL Clock Inputs K, $\bar{K}$.
- Synchronous Read and Write Operation
- Registered Input and Registered Output
- Internal Pipeline Latches to Support Late Write.
- Byte Write Capability(four byte write selects, one for each 9bits)
- Synchronous or Asynchronous Output Enable.
- Power Down Mode via ZZ Signal.
- Programmable Impedance Output Drivers.
- JTAG Boundary Scan (subset of IEEE std. 1149.1)
- 119(7x17) Flip Chip Ball Grid Array Package(14mmx22mm).

Organization	Part Number	Maximum Frequency	Access Time
512Kx36	K7P163666M-HC33	333MHz	1.5
	K7P163666M-HC30	300MHz	1.6
	K7P163666M-HC25	250MHz	2.0
1Mx18	K7P161866M-HC33	333MHz	1.5
	K7P161866M-HC30	300MHz	1.6
	K7P161866M-HC25	250MHz	2.0

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

Pin Name	Pin Description	Pin Name	Pin Description
K, $\bar{K}$	Differential Clocks	ZZ	Asynchronous Power Down
SA _n	Synchronous Address Input	ZQ	Output Driver Impedance Control
DQ _n	Bi-directional Data Bus	TCK	JTAG Test Clock
$\bar{SS}$	Synchronous Select	TMS	JTAG Test Mode Select
$\bar{SW}$	Synchronous Global Write Enable	TDI	JTAG Test Data Input
$\bar{SWa}$	Synchronous Byte a Write Enable	TDO	JTAG Test Data Output
$\bar{SWb}$	Synchronous Byte b Write Enable	VREF	HSTL Input Reference Voltage
$\bar{SWc}$	Synchronous Byte c Write Enable	VDD	Power Supply
$\bar{SWd}$	Synchronous Byte d Write Enable	VDDQ	Output Power Supply
M1, M2	Read Protocol Mode Pins (M1=Vss, M2=VDDQ)	Vss	GND
$\bar{G}$	Asynchronous Output Enable	NC	No Connection

K7P163666M K7P161866M

512Kx36 & 1Mx18 SRAM

PACKAGE PIN CONFIGURATIONS(TOP VIEW)

K7P163666M(512Kx36)

	1	2	3	4	5	6	7
A	V _{DDQ}	SA ₁₃	SA ₁₀	NC	SA ₇	SA ₄	V _{DDQ}
B	NC	SA ₁₈	SA ₉	NC	SA ₈	SA ₁₇	NC
C	NC	SA ₁₂	SA ₁₁	V _{DD}	SA ₆	SA ₅	NC
D	DQC ₈	DQC ₉	V _{SS}	ZQ	V _{SS}	DQb ₉	DQb ₈
E	DQC ₆	DQC ₇	V _{SS}	$\overline{SS}$	V _{SS}	DQb ₇	DQb ₆
F	V _{DDQ}	DQC ₅	V _{SS}	$\overline{G}$	V _{SS}	DQb ₅	V _{DDQ}
G	DQC ₃	DQC ₄	$\overline{SWc}$	NC	$\overline{SWb}$	DQb ₄	DQb ₃
H	DQC ₁	DQC ₂	V _{SS}	NC	V _{SS}	DQb ₂	DQb ₁
J	V _{DDQ}	V _{DD}	V _{REF}	V _{DD}	V _{REF}	V _{DD}	V _{DDQ}
K	DQd ₁	DQd ₂	V _{SS}	K	V _{SS}	DQa ₂	DQa ₁
L	DQd ₃	DQd ₄	$\overline{SWd}$	$\overline{K}$	$\overline{SWa}$	DQa ₄	DQa ₃
M	V _{DDQ}	DQd ₅	V _{SS}	$\overline{SW}$	V _{SS}	DQa ₅	V _{DDQ}
N	DQd ₆	DQd ₇	V _{SS}	SA ₀	V _{SS}	DQa ₇	DQa ₆
P	DQd ₈	DQd ₉	V _{SS}	SA ₁	V _{SS}	DQa ₉	DQa ₈
R	NC	SA ₁₅	M ₁	V _{DD}	M ₂	SA ₂	NC
T	NC	NC	SA ₁₄	SA ₁₆	SA ₃	NC	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}

K7P161866M(1Mx18)

	1	2	3	4	5	6	7
A	V _{DDQ}	SA ₁₃	SA ₁₀	NC	SA ₇	SA ₄	V _{DDQ}
B	NC	SA ₁₉	SA ₉	NC	SA ₈	SA ₁₇	NC
C	NC	SA ₁₂	SA ₁₁	V _{DD}	SA ₆	SA ₅	NC
D	DQb ₁	NC	V _{SS}	ZQ	V _{SS}	DQa ₉	NC
E	NC	DQb ₂	V _{SS}	$\overline{SS}$	V _{SS}	NC	DQa ₈
F	V _{DDQ}	NC	V _{SS}	$\overline{G}$	V _{SS}	DQa ₇	V _{DDQ}
G	NC	DQb ₃	$\overline{SWb}$	NC	NC	NC	DQa ₆
H	DQb ₄	NC	V _{SS}	NC	V _{SS}	DQa ₅	NC
J	V _{DDQ}	V _{DD}	V _{REF}	V _{DD}	V _{REF}	V _{DD}	V _{DDQ}
K	NC	DQb ₅	V _{SS}	K	V _{SS}	NC	DQa ₄
L	DQb ₆	NC	NC	$\overline{K}$	$\overline{SWa}$	DQa ₃	NC
M	V _{DDQ}	DQb ₇	V _{SS}	$\overline{SW}$	V _{SS}	NC	V _{DDQ}
N	DQb ₈	NC	V _{SS}	SA ₀	V _{SS}	DQa ₂	NC
P	NC	DQb ₉	V _{SS}	SA ₁	V _{SS}	NC	DQa ₁
R	NC	SA ₁₅	M ₁	V _{DD}	M ₂	SA ₂	NC
T	NC	SA ₁₈	SA ₁₄	NC	SA ₃	SA ₁₆	ZZ
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}

FUNCTION DESCRIPTION

The K7P163611M and K7P161811M are 18,874,368 bit Synchronous Pipeline Mode SRAM. It is organized as 524,288 words of 36 bits (or 1,048,576 words of 18 bits) and is implemented in SAMSUNG's advanced CMOS technology.

Single differential HSTL level K clocks are used to initiate read/write operation and all internal operations are self-timed. At the rising edge of K clock, all Addresses, Write Enables, Synchronous Select and Data Ins are registered internally. Data outs are updated from output registers at the next rising edge of K clock. An internal write data buffer allows write data to follow one cycle after addresses and controls. The package is 119(7x17) Ball Grid Array with balls on a 1.27mm pitch.

Read Operation

During read operations, addresses and controls are registered during the first rising edge of K clock and then the internal array is read between first and second edges of K clock. Data outputs are updated from output registers off the second rising edge of K clock. During consecutive read operations where the address is the same, the data output must be held constant without any glitches. This characteristic is because the SRAM will be read by devices that will operate slower than the SRAM frequency and will require multiple SRAM cycles to perform a single read operation.

Write Operation(Late Write)

During write operations, addresses and controls are registered at the first rising edge of K clock and data inputs are registered at the following rising edge of K clock. Write addresses and data inputs are stored in the data in registers until the next write operation, and only at the next write operation are data inputs fully written into SRAM array. Byte write operation is supported using SW[a:d] and the timing of SW[a:d] is the same as the SW signal.

Bypass Read Operation

Bypass read operation occurs when the last write operation is followed by a read operation where write and read addresses are identical. For this case, data outputs are from the data in registers instead of SRAM array. Bypass read operation occurs on a byte to byte basis. If only one byte is written during a write operation but a read operation is required on the same address, a partial bypass read operation occurs since the new byte data is from the data in registers while the remaining bytes are from SRAM array.

Sleep Mode

Sleep mode is a low power mode initiated by bringing the asynchronous ZZ pin high. During sleep mode, all other inputs are ignored and outputs are brought to a High-Impedance state. Sleep mode current and output High-Z are guaranteed after the specified sleep mode enable time. During sleep mode the memory array data content is preserved. Sleep mode must not be initiated until after all pending operations have completed, since any pending operation will not be guaranteed once sleep mode is initiated. Normal operations can be resumed by bringing the ZZ pin low, but only after the specified sleep mode recovery time.

Mode Control

There are two mode control select pins (M1 and M2) used to set the proper read protocol. This SRAM supports single clock pipelined operating mode. For proper specified device operation, M1 must be connected to Vss and M2 must be connected to VDDQ. These mode pins must be set at power-up and must not change during device operation.

Programmable Impedance Output Driver

The data output driver impedance is adjusted by an external resistor, RQ, connected between ZQ pin and Vss, and is equal to RQ/5. For example, 250Ω resistor will give an output impedance of 50Ω. Output driver impedance tolerance is 15% by test (10% by design) and is periodically readjusted to reflect the changes in supply voltage and temperature. Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles. They may also occur in cycles initiated with $\bar{G}$ high. In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM. Impedance updates occur no more often than every 32 clock cycles. Clock cycles are counted whether the SRAM is selected or not and proceed regardless of the type of cycle being executed. Therefore, the user can be assured that after 33 continuous read cycles have occurred, an impedance update will occur the next time $\bar{G}$ are high at a rising edge of the K clock. There are no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles. The output buffers can also be programmed in a minimum impedance configuration by connecting ZQ to Vss or VDDQ.

Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: Vss, VDD, VDDQ, VREF, then VIN. VDD and VDDQ can be applied simultaneously, as long as VDDQ does not exceed VDD by more than 0.5V during power-up. The following power-down supply voltage removal sequence is recommended: VIN, VREF, VDDQ, VDD, Vss. VDD and VDDQ can be removed simultaneously, as long as VDDQ does not exceed VDD by more than 0.5V during power-down.

TRUTH TABLE

K	ZZ	$\overline{G}$	$\overline{SS}$	$\overline{SW}$	$\overline{SWa}$	$\overline{SWb}$	$\overline{SWc}$	$\overline{SWd}$	DQa	DQb	DQc	DQd	Operation
X	H	X	X	X	X	X	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Power Down Mode. No Operation
X	L	H	X	X	X	X	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Output Disabled.
↑	L	L	H	X	X	X	X	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Output Disabled. No Operation
↑	L	L	L	H	X	X	X	X	DOUT	DOUT	DOUT	DOUT	Read Cycle
↑	L	X	L	L	H	H	H	H	Hi-Z	Hi-Z	Hi-Z	Hi-Z	No Bytes Written
↑	L	X	L	L	L	H	H	H	DIN	Hi-Z	Hi-Z	Hi-Z	Write first byte
↑	L	X	L	L	H	L	H	H	Hi-Z	DIN	Hi-Z	Hi-Z	Write second byte
↑	L	X	L	L	H	H	L	H	Hi-Z	Hi-Z	DIN	Hi-Z	Write third byte
↑	L	X	L	L	H	H	H	L	Hi-Z	Hi-Z	Hi-Z	DIN	Write fourth byte
↑	L	X	L	L	L	L	L	L	DIN	DIN	DIN	DIN	Write all bytes

NOTE : K & $\overline{K}$ are complementary

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Core Supply Voltage Relative to Vss	VDD	-0.5 to 3.13	V
Output Supply Voltage Relative to Vss	VDDQ	-0.5 to 2.3	V
Voltage on any pin Relative to Vss	VIN	-0.5 to VDDQ+0.5 (2.3V MAX)	V
Output Short-Circuit Current(per I/O)	IOUT	25	mA
Storage Temperature	TSTR	-55 to 125	°C

NOTE : Power Dissipation Capability will be dependent upon package characteristics and use environment. See enclosed thermal impedance data. Stresses greater than those listed under " Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Note
Core Power Supply Voltage	VDD	2.37	2.5	2.63	V	
Output Power Supply Voltage	VDDQ	1.4	1.5	1.9	V	
Input High Level	V _{IH}	VREF+0.1	-	VDDQ+0.3	V	
Input Low Level	V _{IL}	-0.3	-	VREF-0.1	V	
Input Reference Voltage	VREF	0.68	0.75	0.95	V	
Clock Input Signal Voltage	V _{IN-CLK}	-0.3	-	VDDQ+0.3	V	
Clock Input Differential Voltage	V _{DIF-CLK}	0.1	-	VDDQ+0.3	V	
Clock Input Common Mode Voltage	V _{CM-CLK}	0.68	0.75	0.95	V	

PIN CAPACITANCE

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	4	pF
Data Output Capacitance	C _{OUT}	V _{OUT} =0V	-	5	pF

NOTE : Periodically sampled and not 100% tested. (TA=25°C, f=1MHz)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit	Note
Average Power Supply Operating Current-x36 (V _{IN} =V _{IH} or V _{IL} , ZZ & SS=V _{IL})	I _{DD33} I _{DD30} I _{DD25}	-	700 620 550	mA	1, 2
Average Power Supply Operating Current-x18 (V _{IN} =V _{IH} or V _{IL} , ZZ & SS=V _{IL})	I _{DD33} I _{DD30} I _{DD25}	-	650 570 500	mA	1, 2
Power Supply Standby Current (V _{IN} =V _{IH} or V _{IL} , ZZ=V _{IH})	I _{SBZZ}	-	150	mA	1
Active Standby Power Supply Current (V _{IN} =V _{IH} or V _{IL} , SS=V _{IH} , ZZ=V _{IL})	I _{SBSS}	-	200	mA	1
Input Leakage Current (V _{IN} =V _{SS} or V _{DDQ})	I _{LI}	-1	1	μA	
Output Leakage Current (V _{OUT} =V _{SS} or V _{DDQ} , DQ in High-Z)	I _{LO}	-1	1	μA	
Output High Voltage(Programmable Impedance Mode)	V _{OH1}	V _{DDQ} /2	V _{DDQ}	V	3,5
Output Low Voltage(Programmable Impedance Mode)	V _{OL1}	V _{SS}	V _{DDQ} /2	V	4,5
Output High Voltage(I _{OH} =-0.1mA)	V _{OH2}	V _{DDQ} -0.2	V _{DDQ}	V	6
Output Low Voltage(I _{OL} =0.1mA)	V _{OL2}	V _{SS}	0.2	V	6
Output High Voltage(I _{OH} =-6mA)	V _{OH3}	V _{DDQ} -0.4	V _{DDQ}	V	6
Output Low Voltage(I _{OL} =6mA)	V _{OL3}	V _{SS}	0.4	V	6


NOTE : 1. Minimum cycle. I_{OUT}=0mA.
2. 50% read cycles.
3. |I_{OH}|=(V_{DDQ}/2)/(RQ/5)±15% @V_{OH}=V_{DDQ}/2 for 175Ω ≤ RQ ≤ 350Ω.
4. |I_{OL}|=(V_{DDQ}/2)/(RQ/5)±15% @V_{OL}=V_{DDQ}/2 for 175Ω ≤ RQ ≤ 350Ω.
5. Programmable Impedance Output Buffer Mode. The ZQ pin is connected to V_{SS} through RQ.
6. Minimum Impedance Output Buffer Mode. The ZQ pin is connected to V_{SS} or V_{DDQ}.

AC TEST CONDITIONS ($T_A=0$ to 70°C , $V_{DD}=2.37$ - 2.63V , $V_{DDQ}=1.5\text{V}$)

Parameter	Symbol	Value	Unit
Core Power Supply Voltage	V_{DD}	2.37~2.63	V
Output Power Supply Voltage	V_{DDQ}	1.5	V
Input High/Low Level	V_{IH}/V_{IL}	1.25/0.25	V
Input Reference Level	V_{REF}	0.75	V
Input Rise/Fall Time	T_R/T_F	0.5/0.5	ns
Input and Out Timing Reference Level		0.75	V
Clock Input Timing Reference Level		Cross Point	V

NOTE : Parameters are tested with $R_Q=250\Omega$ and $V_{DDQ}=1.5\text{V}$.


AC TEST OUTPUT LOAD



AC CHARACTERISTICS

Parameter	Symbol	-33		-30		-25		Unit	Note
		Min	Max	Min	Max	Min	Max		
Clock Cycle Time	t_{KHKH}	3.0	-	3.3	-	4.0	-	ns	
Clock High Pulse Width	t_{KHKL}	1.2	-	1.3	-	1.6	-	ns	
Clock Low Pulse Width	t_{KLKH}	1.2	-	1.3	-	1.6	-	ns	
Clock High to Output Valid	t_{KHQV}	-	1.5	-	1.6	-	2.0	ns	
Clock High to Output Hold	t_{KHQX}	0.5	-	0.5	-	0.5	-	ns	
Address Setup Time	t_{AVKH}	0.4	-	0.5	-	0.5	-	ns	
Address Hold Time	t_{KHAX}	0.5	-	0.5	-	0.5	-	ns	
Write Data Setup Time	t_{DVKH}	0.4	-	0.5	-	0.5	-	ns	
Write Data Hold Time	t_{KHDX}	0.5	-	0.5	-	0.5	-	ns	
$\overline{SW}$, $\overline{SW}[a:d]$ Setup Time	t_{WVKH}	0.4	-	0.5	-	0.5	-	ns	
$\overline{SW}$, $\overline{SW}[a:d]$ Hold Time	$t_{KH WX}$	0.5	-	0.5	-	0.5	-	ns	
$\overline{SS}$ Setup Time	t_{SVKH}	0.4	-	0.5	-	0.5	-	ns	
$\overline{SS}$ Hold Time	t_{KHSX}	0.5	-	0.5	-	0.5	-	ns	
Clock High to Output Hi-Z	t_{KHQZ}	-	1.5	-	1.6	-	2.0	ns	
Clock High to Output Low-Z	t_{KHQX1}	0.5	-	0.5	-	0.5	-	ns	
$\overline{G}$ High to Output High-Z	t_{GHQZ}	-	1.5	-	1.6	-	2.0	ns	
$\overline{G}$ Low to Output Low-Z	t_{GLQX}	0.5	-	0.5	-	0.5	-	ns	
$\overline{G}$ Low to Output Valid	t_{GLQV}	-	1.5	-	1.6	-	2.0	ns	
ZZ High to Power Down(Sleep Time)	t_{ZZE}	-	15	-	15	-	15	ns	
ZZ Low to Recovery(Wake-up Time)	t_{ZZR}	-	20	-	20	-	20	ns	


TIMING WAVEFORMS OF NORMAL ACTIVE CYCLES ($\overline{SS}$ Controlled, $\overline{G}$ =Low)



NOTE

1. D₃ is the input data written in memory location A₃.
2. Q₄ is the output data read from the write data buffer(not from the cell array), as a result of address A₄ being a match from the last write cycle address.


TIMING WAVEFORMS OF NORMAL ACTIVE CYCLES ($\overline{G}$ Controlled, $\overline{SS}$ =Low)



NOTE

1. D₃ is the input data written in memory location A₃.
2. Q₄ is the output data read from the write data buffer(not from the cell array), as a result of address A₄ being a match from the last write cycle address.


TIMING WAVEFORMS OF STANDBY CYCLES



IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

The SRAM provides a limited set of IEEE standard 1149.1 JTAG functions. This is to test the connectivity during manufacturing between SRAM, printed circuit board and other components. Internal data is not driven out of SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to V_{ss} to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to V_{DD} through a resistor. TDO should be left unconnected.

JTAG Block Diagram




JTAG Instruction Coding

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	SAMPLE-Z	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	2
0	1	0	SAMPLE-Z	Boundary Scan Register	1
0	1	1	BYPASS	Bypass Register	3
1	0	0	SAMPLE	Boundary Scan Register	4
1	0	1	BYPASS	Bypass Register	3
1	1	0	BYPASS	Bypass Register	3
1	1	1	BYPASS	Bypass Register	3

NOTE :

1. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
3. Bypass register is initiated to V_{ss} when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
4. SAMPLE instruction dose not places DQs in Hi-Z.

TAP Controller State Diagram



SCAN REGISTER DEFINITION

Part	Instruction Register	Bypass Register	ID Register	Boundary Scan
512Kx36	3 bits	1 bits	32 bits	70 bits
1Mx18	3 bits	1 bits	32 bits	51 bits

ID REGISTER DEFINITION

Part	Revision Number (31:28)	Part Configuration (27:18)	Vendor Definition (17:12)	Samsung JEDEC Code (11: 1)	Start Bit(0)
512Kx36	0000	00111 00100	XXXXXX	00001001110	1
1Mx18	0000	01000 00011	XXXXXX	00001001110	1

BOUNDARY SCAN EXIT ORDER(x36)

36	3B	SA ₉		SA ₈	5B	35
37	2B	SA ₁₈		SA ₁₇	6B	34
38	3A	SA ₁₀		SA ₇	5A	33
39	3C	SA ₁₁		SA ₆	5C	32
40	2C	SA ₁₂		SA ₅	6C	31
41	2A	SA ₁₃		SA ₄	6A	30
42	2D	DQ _{c9}		DQ _{b9}	6D	29
43	1D	DQ _{c8}		DQ _{b8}	7D	28
44	2E	DQ _{c7}		DQ _{b7}	6E	27
45	1E	DQ _{c6}		DQ _{b6}	7E	26
46	2F	DQ _{c5}		DQ _{b5}	6F	25
47	2G	DQ _{c4}		DQ _{b4}	6G	24
48	1G	DQ _{c3}		DQ _{b3}	7G	23
49	2H	DQ _{c2}		DQ _{b2}	6H	22
50	1H	DQ _{c1}		DQ _{b1}	7H	21
51	3G	$\overline{SWc}$		$\overline{SWb}$	5G	20
52	4D	ZQ		$\overline{G}$	4F	19
53	4E	$\overline{SS}$		K	4K	18
54	4G	NC* ¹		$\overline{K}$	4L	17
55	4H	NC* ¹		$\overline{SWa}$	5L	16
56	4M	$\overline{SW}$		DQ _{a1}	7K	15
57	3L	$\overline{SWd}$		DQ _{a2}	6K	14
58	1K	DQ _{d1}		DQ _{a3}	7L	13
59	2K	DQ _{d2}		DQ _{a4}	6L	12
60	1L	DQ _{d3}		DQ _{a5}	6M	11
61	2L	DQ _{d4}		DQ _{a6}	7N	10
62	2M	DQ _{d5}		DQ _{a7}	6N	9
63	1N	DQ _{d6}		DQ _{a8}	7P	8
64	2N	DQ _{d7}		DQ _{a9}	6P	7
65	1P	DQ _{d8}		ZZ	7T	6
66	2P	DQ _{d9}		SA ₃	5T	5
67	3T	SA ₁₄		SA ₂	6R	4
68	2R	SA ₁₅		SA ₁₆	4T	3
69	4N	SA ₀		SA ₁	4P	2
70	3R	M ₁		M ₂	5R	1

BOUNDARY SCAN EXIT ORDER(x18)

26	3B	SA ₉		SA ₈	5B	25
27	2B	SA ₁₉		SA ₁₇	6B	24
28	3A	SA ₁₀		SA ₇	5A	23
29	3C	SA ₁₁		SA ₆	5C	22
30	2C	SA ₁₂		SA ₅	6C	21
31	2A	SA ₁₃		SA ₄	6A	20
				DQ _{a9}	6D	19
32	1D	DQ _{b1}				
33	2E	DQ _{b2}				
				DQ _{a8}	7E	18
				DQ _{a7}	6F	17
34	2G	DQ _{b3}				
				DQ _{a6}	7G	16
				DQ _{a5}	6H	15
35	1H	DQ _{b4}				
36	3G	$\overline{SWb}$				
37	4D	ZQ		$\overline{G}$	4F	14
38	4E	$\overline{SS}$		K	4K	13
39	4G	NC		$\overline{K}$	4L	12
40	4H	NC		$\overline{SWa}$	5L	11
41	4M	$\overline{SW}$		DQ _{a4}	7K	10
42	2K	DQ _{b5}		DQ _{a3}	6L	9
43	1L	DQ _{b6}				
44	2M	DQ _{b7}		DQ _{a2}	6N	8
45	1N	DQ _{b8}		DQ _{a1}	7P	7
				ZZ	7T	6
46	2P	DQ _{b9}		SA ₃	5T	5
47	3T	SA ₁₄		SA ₂	6R	4
48	2R	SA ₁₅				
49	4N	SA ₀		SA ₁	4P	3
50	2T	SA ₁₈		SA ₁₆	6T	2
51	3R	M ₁		M ₂	5R	1

NOTE :1. Pins 4G and 4H are no connection pin to internal chip. These pins are forced to VSS.

JTAG DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Note
Power Supply Voltage	V _{DD}	2.37	2.5	2.63	V	
Input High Level	V _{IH}	1.7	-	V _{DD} +0.3	V	
Input Low Level	V _{IL}	-0.3	-	0.8	V	
Output High Voltage(I _{OH} =-2mA)	V _{OH}	2.1	-	V _{DD}	V	
Output Low Voltage(I _{OL} =2mA)	V _{OL}	V _{SS}	-	0.2	V	

NOTE : 1. The input level of SRAM pin is to follow the SRAM DC specification.

JTAG AC TEST CONDITIONS


Parameter	Symbol	Min	Unit	Note
Input High/Low Level	V _{IH} /V _{IL}	2.5/0.0	V	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		1.25	V	1

NOTE : 1. See SRAM AC test output load on page 7.

JTAG AC Characteristics


Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	t _{CHCH}	50	-	ns	
TCK High Pulse Width	t _{CHCL}	20	-	ns	
TCK Low Pulse Width	t _{CLCH}	20	-	ns	
TMS Input Setup Time	t _{MVCH}	5	-	ns	
TMS Input Hold Time	t _{CHMX}	5	-	ns	
TDI Input Setup Time	t _{dvCH}	5	-	ns	
TDI Input Hold Time	t _{chDX}	5	-	ns	
SRAM Input Setup Time	t _{svCH}	5	-	ns	
SRAM Input Hold Time	t _{chsX}	5	-	ns	
Clock Low to Output Valid	t _{CLQV}	0	10	ns	

JTAG TIMING DIAGRAM



119 BGA PACKAGE DIMENSIONS

119-FCBGA-1422



119 BGA PACKAGE THERMAL CHARACTERISTICS

Parameter	Symbol	Thermal Resistance	Unit	Note
Junction to Ambient(at still air)	Theta_JA	22.8	°C/W	1W Heating
Junction to Case	Theta_JC	0.6	°C/W	
Junction to Board	Theta_JB	4.2	°C/W	2W Heating

NOTE : 1. Junction temperature can be calculated by : $T_J = T_A + P_D \times \text{Theta_JA}$.