

## 32M-Bit (4Mx8 /2Mx16) CMOS MASK ROM

### FEATURES

- Switchable organization
  - 4,194,304x8(byte mode)
  - 2,097,152x16(word mode)
- Fast access time
  - Random Access Time/Page Access Time
  - 3.3V/3.0V Operation : 100/30ns(Max.)
  - 2.5V Operation : 150/50ns(Max.)
- 8 words/ 16 bytes page access
- Supply voltage
  - K3P6V(U)1D-YC(E) : single +3.0V/ single +3.3V
  - K3P6S1D-YC(E) : single +2.5V
- Current consumption
  - Operating : 60mA(Max.)
  - Standby : 30μA(Max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Package
  - K3P6V(U)1000D-YC(E)/K3P6S1000D-YC(E)
  - : 48-TSOP1-1218

### GENERAL DESCRIPTION

The K3P6V(U)1000D-YC(E) and K3P6S1000D-YC(E) are fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 4,194,304 x8 bit(byte mode) or as 2,097,152x16 bit(word mode) depending on BHE voltage level.(See mode selection table)

This device includes page read mode function, page read mode allows 8 words (or 16 bytes) of data to read fast in the same page,  $\overline{CE}$  and  $A_3 \sim A_{20}$  should not be changed.


This device operates with low power supply, and all inputs and outputs are TTL compatible.

Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of microprocessor, and data memory, character generator.

The K3P6V(U)1000D-YC(E) and K3P6S1000D-YC(E) are packaged in a 48-TSOP1.

### FUNCTIONAL BLOCK DIAGRAM




Pin Name	Pin Function
$A_0 - A_2$	Page Address Inputs
$A_3 - A_{20}$	Address Inputs
$Q_0 - Q_{14}$	Data Outputs
$Q_{15} / A_{-1}$	Output 15(Word mode)/ LSB Address(Byte mode)
BHE	Word/Byte selection
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
Vcc	Power
Vss	Ground

## PRODUCT INFORMATION

Product	Operating Temp Range	Vcc Range (Typical)	Speed(ns) tAA/tPA
K3P6V(U)1000D-YC	0°C ~ 70°C	3.3V/3.0V	100/30ns
K3P6S1000D-YC		2.5V	150/50ns
K3P6V(U)1000D-YE	-20°C ~ 85°C	3.3V/3.0V	100/30ns
K3P6S1000D-YE		2.5V	150/50ns

## PIN CONFIGURATION



**K3P6V(U)1000D-YC(E)  
K3P6S1000D-YC(E)**

## ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit	Remark
Voltage on Any Pin Relative to	V <sub>IN</sub>	-0.3 to+4.5	V	-
Temperature Under Bias	T <sub>BIAS</sub>	-10 to+85	°C	-
Storage Temperature	T <sub>STG</sub>	-55 to+150	°C	-
Operating Temperature	T <sub>A</sub>	0 to+70	°C	K3P6V(U)1000D-YC K3P6S1000D-YC
		-20 to+85	°C	K3P6V(U)1000D-YE K3P6S1000D-YE

**NOTE :** Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# K3P6V(U)1000D-YC(E)/K3P6S1000D-YC(E)

# CMOS MASK ROM

## RECOMMENDED OPERATING CONDITIONS (Voltage reference to V<sub>SS</sub>)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	2.7/3.0	3.0/3.3	3.3/3.6	V
		2.3	2.5	2.7	V
Supply Voltage	V <sub>SS</sub>	0	0	0	V

## DC CHARACTERISTICS

Parameter	Symbol		Test Conditions	Min	Max	Unit	
Operating Current	I <sub>CC</sub>		$\overline{CE}=\overline{OE}=V_{IL}$ , all outputs open	V <sub>CC</sub> =3.3V±0.3V	-	60	mA
			V <sub>CC</sub> =3.0V±0.3V	-	50	mA	
			V <sub>CC</sub> =2.5V±0.2V	-	40	mA	
Standby Current(TTL)	I <sub>SB1</sub>	K3P6V(U)1000D-YC(E)	$\overline{CE}=V_{IH}$ , all outputs open	-	500	μA	
		K3P6S1000D-YC(E)		-	100	μA	
Standby Current(CMOS)	I <sub>SB2</sub>	K3P6V(U)1000D-YC(E)	$\overline{CE}=V_{CC}$ , all outputs open	-	30	μA	
		K3P6S1000D-YC(E)		-	5	μA	
Input Leakage Current	I <sub>LI</sub>		V <sub>IN</sub> =0 to V <sub>CC</sub>	-	10	μA	
Output Leakage Current	I <sub>LO</sub>		V <sub>OUT</sub> =0 to V <sub>CC</sub>	-	10	μA	
Input High Voltage, All Inputs	V <sub>IH</sub>			2.0	V <sub>CC</sub> +0.3	V	
Input Low Voltage, All Inputs	V <sub>IL</sub>	K3P6V(U)1000D-YC(E)		-0.3	0.6	V	
		K3P6S1000D-YC(E)		-0.3	0.4	V	
Output High Voltage Level	V <sub>OH</sub>	K3P6V(U)1000D-YC(E)	I <sub>OH</sub> =-400μA	2.4	-	V	
		K3P6S1000D-YC(E)	I <sub>OH</sub> =-400μA	2.0	-	V	
Output Low Voltage Level	V <sub>OL</sub>		I <sub>OL</sub> =2.1mA	-	0.4	V	

**NOTE** : Minimum DC Voltage(V<sub>IL</sub>) is -0.3V an input pins. During transitions, this level may undershoot to -2.0V for periods <20ns.  
Maximum DC voltage on input pins(V<sub>IH</sub>) is V<sub>CC</sub>+0.3V which, during transitions, may overshoot to V<sub>CC</sub>+2.0V for periods <20ns.

## MODE SELECTION

CE	OE	BHE	Q <sub>15/A-1</sub>	Mode	Data	Power
H	X	X	X	Standby	High-Z	Standby
L	H	X	X	Operating	High-Z	Active
L	L	H	Output	Operating	Q <sub>0</sub> ~Q <sub>15</sub> : Dout	Active
		L	Input	Operating	Q <sub>0</sub> ~Q <sub>7</sub> : Dout Q <sub>8</sub> ~Q <sub>14</sub> : Hi-Z	Active

## CAPACITANCE (T<sub>A</sub>=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0V	-	12	pF
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	12	pF

**NOTE** : Capacitance is periodically sampled and not 100% tested.

## AC CHARACTERISTICS (V<sub>CC</sub>=3.3V/3.0V±0.3V, V<sub>CC</sub>=2.5V±0.2V, unless otherwise noted.)

### TEST CONDITIONS

Item	Value
Input Pulse Levels	0.45V to 2.4V (at V <sub>CC</sub> =3.3V/3.0V)
	0.4V to 2.2V (at V <sub>CC</sub> =2.5V)
Input Rise and Fall Times	10ns
Input and Output timing Levels	1.5V (at V <sub>CC</sub> =3.3V/3.0V)
	1.1V (at V <sub>CC</sub> =2.5V)
Output Loads	1 TTL Gate and C <sub>L</sub> =100pF


### READ CYCLE

Item	Symbol	V <sub>CC</sub> =3.3V/3.0V±0.3V		V <sub>CC</sub> =2.5V±0.2V		Unit
		Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	100		150		ns
Chip Enable Access Time	t <sub>ACE</sub>		100		150	ns
Address Access Time	t <sub>AA</sub>		100		150	ns
Page Access Time	t <sub>PA</sub>		30		50	ns
Output Enable Access Time	t <sub>OE</sub>		30		50	ns
Output or Chip Disable to Output High-Z	t <sub>DF</sub>		20		30	ns
Output Hold from Address Change	t <sub>OH</sub>	0		0		ns


**NOTE:** Page Address is determined as below  
 Word mode(BHE=V<sub>IH</sub>) : A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>  
 Byte mode(BHE=V<sub>IL</sub>) : A<sub>-1</sub>, A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>

TIMING DIAGRAM

READ



PAGE READ



NOTES :

\*1. Byte Mode only. A-1 is Least Significant Bit Address.(BHE = V<sub>IL</sub>)

\*2. Word Mode only.(BHE = V<sub>IH</sub>)

\*3. t<sub>DF</sub> is defined as the time at which the outputs achieve the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub> level.

PACKAGE DIMENSIONS

(Unit : mm/inch)

