Document Title

512Kx8 bit Low Power and Low Voltage CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Data	<u>Remark</u>
0.0	Initial Draft	December 3, 1998	Preliminary
1.0	Finalize	April 28, 1999	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch office.



512K×8 bit Low Power and Low Voltage CMOS Static RAM

FEATURES

Process Technology: TFT
Organization: 512K×8
Power Supply Voltage
K6T4008V2C Family: 3.0~3.6V
K6T4008U2C Family: 2.7~3.3V
Low Data Retention Voltage: 2V

Low Data Retention Voltage: 2V(Min)
Three state output and TTL Compatible
Package Type: 48(36)-uBGA-6.10x8.90

GENERAL DESCRIPTION


The K6T4008V2C and K6T4008U2C families are fabricated by SAMSUNG's advanced CMOS process technology. The families support industrial operating temperature range and have chip scale package type for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Dis			
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Max)	Operating (Icc2, Max)	PKG Type	
K6T4008V2C-F	Industrial(-40~85°C)	3.0~3.6V	70¹)/85ns	20μΑ	30mA	48(36)-uBGA	
K6T4008U2C-F	madstriai(=40=05 0)	2.7~3.3V	70 ¹⁾ /85/100ns	20μΑ	John	40(30)-dBOA	


^{1.} The paramerter is measured with 30pF test load.

PIN DESCRIPTION



Name	Function	Name	Function		
CS1, CS2	Chip Select Inputs	I/O1~I/O8	Data Inputs/Outputs		
WE	Write Enable Input	Vcc	Power		
ŌE	Output Enable Input	Vss	Ground		
A0~A18	Address Inputs	NC	No Connection		

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temp Products(-40~85°C)							
Part Name	Function						
K6T4008V2C-ZF70	48-uBGA, 70ns, 3.3V, LL						
K6T4008V2C-ZF85	48-uBGA, 85ns, 3.3V, LL						
K6T4008U2C-ZF70	48-uBGA, 70ns, 3.0V, LL						
K6T4008U2C-ZF85	48-uBGA, 85ns, 3.0V, LL						
K6T4008U2C-ZF10	48-uBGA, 100ns, 3.0V, LL						

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	I/O Mode		Power
Н	X ¹⁾	X ¹⁾	X ¹⁾	High-Z Deselected		Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	High-Z Deselected		Standby
L	Н	Н	Н	High-Z	High-Z Output Disabled	
L	Н	L	Н	Dout Read		Active
L	Н	X ¹⁾	L	Din Write		Active

^{1.} X means don't care (Must be in low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin,Vout	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.6	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
Operating Temperature	TA	-40 to 85	°C	K6T4008V2C-P, K6T4008U2C-P

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Product	Min	Тур	Max	Unit
Supply voltage	Vcc	K6T4008V2C Family K6T4008U2C Family	3.0 2.7	3.3 3.0	3.6 3.3	V
Ground	Vss	All Family	0	0	0	V
Input high voltage Vін		K6T4008V2C, K6T4008U2C Family	2.2	-	Vcc+0.3 ²⁾	V
Input low voltage	VIL	K6T4008V2C, K6T4008U2C Family	-0.3 ³⁾	-	0.6	V

Note:

- 1. Industrial Product: T_A =-40 to 85°C, otherwise specified
- 2. Overshoot: $V_{CC} \text{+} 2.0 \text{V}$ in case of pulse width $\leq 30 \text{ns}$
- 3. Undershoot: -2.0V in case of pulse width ≤ 30ns
 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE1) (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Input leakage current	lu	Vin=Vss to Vcc	-1	-	1	μΑ
Output leakage current	ILO	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL VIO=Vss to Vcc	-1	-	1	μΑ
Operating power supply current	Icc	IIO=0mA, CS1=VIL, CS2=VIH, WE=VIH, VIN=VIL or VIH	-	-	4	mΑ
Average operating current	ICC1	Cycle time=1μs, 100% duty, Iιο=0mA CS1≤0.2V, CS2≥Vcc-0.2V, Vιν≤0.2V or Vιν≥Vcc-0.2V		-	4	mA
Average operating current	ICC2	Cycle time=Min, 100% duty, Iıo=0mA, \overline{CS} 1=VIL, CS2=VIH, VIN=VIH or VIL	-	-	30	mA
Output low voltage	Vol	IoL=2.1mA	-	-	0.4	V
Output high voltage	Vон	IOH=-1.0mA	2.2	-	-	V
Standby Current(TTL)	Isb	CS ₁ =V _I H, CS ₂ =V _I L, Other inputs = V _I L or V _I H	-	-	0.3	mΑ
Standby Current (CMOS)	ISB1	CS₁≥Vcc-0.2V, CS₂≥Vcc-0.2V or CS₂≤0.2V, Other inputs=0~Vcc	-	-	20	μΑ




AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage:1.5V Output load(see right): CL=100pF+1TTL CL1)=30pF+1TTL

1. 70ns products



1. Including scope and jig capacitance

$\textbf{AC CHARACTERISTICS} \ (TA=-40 \ to \ 85^{\circ}C, \ K6T4008V2C \ Family: \ 3.0\sim3.6V, \ K6T4008U2C \ Family: \ 2.7\sim3.3V)$

Parameter List			Speed Bins						
		Symbol	70	Ons	85ns		100ns		Units
			Min	Max	Min	Max	Min	Max	
	Read cycle time	trc	70	-	85	-	100	-	ns
	Address access time	tAA	-	70	-	85	-	100	ns
	Chip select to output	tco1, tco2	-	70	-	85	-	100	ns
	Output enable to valid output	toE	-	35	-	40	-	50	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	10	-	ns
	Output enable to low-Z output	toLZ	5	-	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	25	0	25	0	30	ns
	Output disable to high-Z output	tonz	0	25	0	25	0	30	ns
	Output hold from address change	tон	10	-	10	-	15	-	ns
	Write cycle time	twc	70	-	85	-	100	-	ns
	Chip select to end of write	tcw	60	-	70	-	80	-	ns
	Address set-up time	tas	0	-	0	-	0	-	ns
	Address valid to end of write	taw	60	-	70	-	80	-	ns
Write	Write pulse width	twp	55	-	55	-	70	-	ns
vviite	Write recovery time	twr	0	-	0	-	0	-	ns
	Write to output high-Z	twnz	0	25	0	25	0	30	ns
	Data to write time overlap	tow	30	-	35	-	40	-	ns
	Data hold from write time	tDH	0	-	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention VDR		CS ₁ ≥Vcc-0.2V¹)	2.0	-	3.6	V
Data retention current	IDR	Vcc=3.0V, CS1≥Vcc-0.2V1)	-	0.5	20	μΑ
Data retention set-up time	tsdr	See data retention waveform	0	-	-	ms
Recovery time	trdr	- 500 data rotomion wavelonn	5	-	-	1113

^{1.} CS₁≥Vcc-0.2V, CS₂≥Vcc-0.2V(CS₁ controlled) or CS₂≤0.2V(CS₂ controlled)




TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)





NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap of a low $\overline{CS_1}$, a high CS_2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS_1}$ goes low, CS_2 going high and WE going low : A write end at the earliest transition among $\overline{CS_1}$ going high, CS_2 going low and \overline{WE} going high, twp is measured from the beginning of write to the end of write.

 2. tcw is measured from the address valid to the beginning of write.
- 3. tAS is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change. twn applied in case a write ends as CS1 or WE going high twn applied in case a write ends as CS2 going to low.

DATA RETENTION WAVE FORM







PACKAGE DIMENSIONS

48 BALL MICRO BALL GRID ARRAY- 0.75mm ball pitch

Units: millimeters

