Document Title

256Kx16 bit Low Power and Low Voltage CMOS Static RAM with 48-CSP(Chip Scale Package)

Revision History

Revision No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	In <u>itial</u> <u>dra</u> ft - UB/LB power control	July 4, 1998	Preliminary
0.01	Errata correction	August 17, 1998	
0.1	Revise - Add 3,3V product : KM616V4010C	September 11, 1998	Preliminary
1.0	Revise	October 2, 1998	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



256Kx16 bit Low Power and Low Voltage CMOS Static RAM

FEATURES

- Process Technology: TFT
- Organization: 256K x16
- Power Supply Voltage KM616V4010C Family: 3.0~3.6V KM616U4010C Family: 2.7~3.3V
- Low Data Retention Voltage: 2.0V(Min)
- Three state output and TTL Compatible
- Package Type: 48-CSP with 0.75mm ball pitch

GENERAL DESCRIPTION


The KM616V4010C, KM616U4010C families are fabricated by SAMSUNG's advanced CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Di			
Product Family	Operating Temperature	Vcc Range	Speed(ns)	Standby (ISB1, Max)	Operating (Icc2, Max)	PKG Type	
KM616V4010CLZI-L	Industrial(-40~85°C)	3.0~3.6V	70¹)/85/100	20uA	45mA	48-CSP	
KM616U4010CLZI-L	industrial(-40~85 C)	2.7~3.3V	70 703/100	20μΑ	45111A	46-03F	

^{1.} The parameter is measured with 30pF test load.


PIN DESCRIPTION



48-ball CSP - Top View (Ball Down)

Name	Function	Name	Function
CS	Chip Select Inputs	Vcc	Power
ŌE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A17	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temperature Products(-40~85°C)						
Part Name Function						
KM616V4010CLZI-7L	48-CSP with 0.75mm ball pitch, 70ns, 3.3V, LL					
KM616V4010CLZI-8L	48-CSP with 0.75mm ball pitch, 85ns, 3.3V, LL					
KM616V4010CLZI-10L	48-CSP with 0.75mm ball pitch, 100ns, 3.3V, LL					
KM616U4010CLZI-7L	8-CSP with 0.75mm ball pitch, 70ns, 3.0V, LL					
KM616U4010CLZI-8L	48-CSP with 0.75mm ball pitch, 85ns, 3.0V, LL					
KM616U4010CLZI-10L	48-CSP with 0.75mm ball pitch, 100ns, 3.0V, LL					

FUNCTIONAL DESCRIPTION

cs	OE	WE	LB	UB	I/O1~8	I/O _{9~16}	Mode	Power
Н	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	L	Н	L	L	Dout	Dout	Word Read	Active
L	X1)	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	X1)	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	X ¹⁾	L	L	L	Din	Din	Word Write	Active

^{1.} X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS(1)

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin,Vout	-0.5 to Vcc+0.5	V
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.6	V
Power Dissipation	Pb	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	Та	-40 to 85	°C

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Product	Min	Тур	Max	Unit
Supply voltage	Vcc	KM616V4010CZ Family	3.0	3.3	3.6	V
Supply voltage	V CC	KM616U4010CZ Family	2.7	3.0	3.3	v
Ground	Vss	KM616V4010CZ, KM616U4010CZ Family	0	0	0	V
Input high voltage	VIH	KM616V4010CZ, KM616U4010CZ Family	2.2	-	Vcc+0.3 ²⁾	V
Input low voltage	VIL	KM616V4010CZ, KM616U4010CZ Family	-0.3 ³⁾	-	0.6	V

- 1. Ta=-40 to 85°C, otherwise specified
- 2. Overshoot: Vcc+2.0V in case of pulse width ≤ 30ns
- 3. Undershoot: -2.0V in case of pulse width ≤ 30ns
 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, Ta=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Input leakage current	lu	VIL=Vss to Vcc	-1		1	μΑ
Output leakage current	ILO	CS=VIH or OE=VIH or WE=VIL VIO=Vss to Vcc	-1	-	1	μΑ
Operating power supply current	Icc	IIO=0mA, CS=VIL, VIN=VIL or VIH	-	-	4	mA
Average operating current	ICC1	Cycle time=1µs, 100% duty, I₁o=0mA CS≤0.2V, Vın≤0.2V or Vın≥Vcc-0.2V		-	6	mA
Average operating current	ICC2	Cycle time=Min, 100% duty, Iio=0mA,	-	-	45	mA
Output low voltage	Vol	IOL=2.1mA	-	-	0.4	V
Output high voltage	Vон	IOH=-1.0mA	2.2	-	-	V
Standby Current(TTL)	Isb	CS=VIH or LB=UB=VIH, Other inputs=VIH or VIL	-	-	0.3	mA
Standby Current(CMOS)	ISB1	CS≥Vcc-0.2V or LB=UB≥Vcc-0.2V, CS≤0.2V, Other inputs=0~Vcc	-	1	20	μΑ



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V
Input rising and falling time: 5ns
Input and output reference voltage:1.5V
Output load(see right): CL=100pF+1TTL
CL=30pF+1TTL



1.Including scope and jig capacitance

AC CHARACTERISTICS (TA=-40 to 85°C, KM616V4010C Family: Vcc=3.0~3.6V, KM616U4010C Family: Vcc=2.7~3.3V)

Parameter List					Spee	d Bins			
		Symbol	70ns		85ns		100ns		Units
			Min	Max	Min	Max	Min	Max	
	Read cycle time	trc	70	-	85	-	100	-	ns
	Address access time	taa	-	70	-	85	-	100	ns
	Chip select to output	tco	-	70	-	85	-	100	ns
	Output enable to valid output	toE	-	35	-	40	-	50	ns
	LB, UB valid to data output	tBA	-	70	-	85	-	100	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	10	-	ns
Road	Output enable to low-Z output	toLZ	5	-	5	-	5	-	ns
	LB, UB enable to low-Z output	tBLZ	10	-	10	-	10	-	ns
	Chip disable to high-Z output Output hold from address change		0	25	0	25	0	30	ns
			10	-	10	-	15	-	ns
	OE disable to high-Z output		0	25	0	25	0	30	ns
	UB, LB disable to high-Z output	tBHZ	0	25	0	25	0	30	ns
	Write cycle time	twc	70	-	85	-	100	-	ns
	Chip select to end of write	tcw	60	-	70	-	80	-	ns
	Address set-up time	tas	0	-	0	-	0	-	ns
	Address valid to end of write	taw	60	-	70	-	80	-	ns
	Write pulse width	twp	55	-	55	-	70	-	ns
Write	Write recovery time	twr	0	-	0	-	0	-	ns
	Write to output high-Z	twnz	0	25	0	25	0	30	ns
	Data to write time overlap	tow	30	-	35	-	40	-	ns
	Data hold from write time		0	-	0	-	0	-	ns
	End write to output low-Z		5	-	5	-	5	-	ns
	LB, UB valid to end of write	tвw	60	-	70	-	80	-	ns

DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	VDR	CS ≥Vcc-0.2V¹)	2.0	-	3.6	V
Data retention current	IDR	Vcc=3.0V, CS≥Vcc-0.2V¹)	-	0.5	20	μΑ
Data retention set-up time	tsdr	See data retention waveform	0	-	-	ms
Recovery time	trdr	Gee data retention wavelonn	5	-	-	1115

^{1.} $\overline{\text{CS}} \ge \text{Vcc-0.2V}(\overline{\text{CS}} \text{ controlled}) \text{ or } \overline{\text{LB}} = \overline{\text{UB}} \ge \text{Vcc-0.2V}, \; \overline{\text{CS}} \le 0.2 \text{V}(\overline{\text{LB}}, \; \overline{\text{UB}} \text{ controlled})$




TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=VIL$, $\overline{WE}=VIH$, \overline{UB} or/and $\overline{LB}=VIL$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




NOTES (WRITE CYCLE)

- 1. A <u>write occurs during the overlap(twr)</u> of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when $\overline{\text{CS}}$ goes high $\underline{\text{and}}$ $\overline{\text{WE}}$ goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the $\overline{\text{CS}}$ going low to end of write.


 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end or write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.


DATA RETENTION WAVE FORM






PACKAGE DIMENSIONS





	Min	Тур	Max
Α	-	0.75	-
В	6.00	6.10	6.20
B1	-	3.75	-
С	8.80	8.90	9.00
C1	-	5.25	-
D	0.30	0.35	0.40
Е	-	0.93	0.94
E1	-	0.68	-
E2	-	0.25	-
Υ	-	-	0.08



Detail A

Notes.

- 1. Bump counts: 48(8row x 6column)
- 2. Bump pitch : $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are +/-0.050 unless otherwise specified.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)

