

Document Title

**512Kx8 Bit High Speed Static RAM(3.3V Operating).**  
**Operated at Commercial and Industrial Temperature Ranges.**

Revision History

<u>RevNo.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>																			
Rev. 0.0	Initial release with Design Target.	Jan. 1st, 1997	Design Target																			
Rev. 1.0	Release to Preliminary Data Sheet. 1.1. Replace Design Target to Preliminary.	Jun. 1st, 1997	Preliminary																			
Rev. 2.0	Release to Final Data Sheet. 2.1. Delete Preliminary. 2.2. Add 30pF capacitive in test load. 2.3. Relax DC characteristics.	Feb.11th.1998	Final																			
	<table border="1"> <thead> <tr> <th>Item</th><th>Previous</th><th>Current</th></tr> </thead> <tbody> <tr> <td>I<sub>CC</sub></td><td>10ns 12ns 15ns</td><td>170mA 160mA 150mA</td><td>205mA 200mA 195mA</td></tr> <tr> <td>I<sub>SB</sub></td><td>f=max.</td><td>40mA</td><td>50mA</td></tr> <tr> <td>I<sub>SB1</sub></td><td>f=0</td><td>10 / 1mA</td><td>10 / 1.2mA</td></tr> <tr> <td>I<sub>DR</sub></td><td>V<sub>DR</sub>=3.0V</td><td>0.9mA</td><td>1.0mA</td></tr> </tbody> </table>	Item	Previous	Current	I <sub>CC</sub>	10ns 12ns 15ns	170mA 160mA 150mA	205mA 200mA 195mA	I <sub>SB</sub>	f=max.	40mA	50mA	I <sub>SB1</sub>	f=0	10 / 1mA	10 / 1.2mA	I <sub>DR</sub>	V <sub>DR</sub> =3.0V	0.9mA	1.0mA		
Item	Previous	Current																				
I <sub>CC</sub>	10ns 12ns 15ns	170mA 160mA 150mA	205mA 200mA 195mA																			
I <sub>SB</sub>	f=max.	40mA	50mA																			
I <sub>SB1</sub>	f=0	10 / 1mA	10 / 1.2mA																			
I <sub>DR</sub>	V <sub>DR</sub> =3.0V	0.9mA	1.0mA																			
Rev. 2.1	Change operating current at Industrial Temperature range.  <table> <thead> <tr> <th>Items</th><th>Previous spec. (10/12/15ns part)</th><th>Changed spec. (10/12/15ns part)</th></tr> </thead> <tbody> <tr> <td>I<sub>CC</sub></td><td>205/200/195mA</td><td>230/225/220mA</td></tr> </tbody> </table>	Items	Previous spec. (10/12/15ns part)	Changed spec. (10/12/15ns part)	I <sub>CC</sub>	205/200/195mA	230/225/220mA	Jun.27th 1998	Final													
Items	Previous spec. (10/12/15ns part)	Changed spec. (10/12/15ns part)																				
I <sub>CC</sub>	205/200/195mA	230/225/220mA																				
Rev. 2.2	Add 44 pins plastic TSOP(II) forward Package.	May. 4th 1999	Final																			

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.




ELECTRONICS

**512K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)****FEATURES**

- Fast Access Time 10,12,15ns(Max.)
- Low Power Dissipation
  - Standby (TTL) : 50mA(Max.)
  - (CMOS) : 10mA(Max.)
  - 1.2mA(Max.)- L-Ver.
- Operating K6R4008V1B-10 : 205mA(Max.)
- K6R4008V1B-12 : 200mA(Max.)
- K6R4008V1B-15 : 195mA(Max.)
- Single 3.3 ±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
  - No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention ; L-Ver. only
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
  - K6R4008V1B-J : 36-SOJ-400
  - K6R4008V1B-T: 36-TSOP2-400F
  - K6R4008V1B-U: 44-TSOP2-400AF

**GENERAL DESCRIPTION**

The K6R4008V1B is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The K6R4008V1B uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4008V1B is packaged in a 400 mil 36-pin plastic SOJ or TSOP(II) forward or 44-pin plastic TSOP(II) forward.

**FUNCTIONAL BLOCK DIAGRAM****ORDERING INFORMATION**


K6R4008V1B-C10/C12/C15	Commercial Temp.
K6R4008V1B-I10/I12/I15	Industrial Temp.

**PIN FUNCTION**

Pin Name	Pin Function
A0 - A18	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection



ELECTRONICS

PIN CONFIGURATION(*Top View*)

## PIN FUNCTION

Pin Name	Pin Function
A0 - A18	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

## ABSOLUTE MAXIMUM RATINGS\*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	V <sub>CC</sub>	-0.5 to 4.6	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	Commercial	0 to 70	°C
	Industrial	-40 to 85	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



ELECTRONICS

## RECOMMENDED DC OPERATING CONDITIONS\*(TA=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.0	-	Vcc+0.3***	V
Input Low Voltage	VIL	-0.3**	-	0.8	V

\* The above parameters are also guaranteed at industrial temperature range.

\*\* VIL(Min) = -2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA.

\*\*\* VIH(Max) = Vcc + 2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA.

## DC AND OPERATING CHARACTERISTICS\*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions			Min	Max	Unit
Input Leakage Current	ILI	VIN=Vss to Vcc			-2	2	µA
Output Leakage Current	ILO	$\overline{CS}=VIH$ or $\overline{OE}=VIH$ or $\overline{WE}=VIL$ $VOUT=Vss$ to $Vcc$			-2	2	µA
Operating Current	Icc	Min. Cycle, 100% Duty $CS=VIL$ , $VIN=VIH$ or $VIL$ , $IOUT=0mA$		10ns	-	205	mA
				12ns	-	200	
				15ns	-	195	
Standby Current	ISB	Min. Cycle, $\overline{CS}=VIH$			-	50	mA
	ISB1	$f=0MHz$ , $\overline{CS} \geq Vcc-0.2V$ , $VIN \geq Vcc-0.2V$ or $VIN \leq 0.2V$		Normal	-	10	
				L-Ver.	-	1.2	mA
Output Low Voltage Level	VOH	IOL=8mA			-	0.4	
Output High Voltage Level	VOL	IOH=-4mA			2.4	-	V

\* The above parameters are also guaranteed at industrial temperature range.

## CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C <sub>I/O</sub>	VI/O=0V	-	8	pF
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	7	pF

\* Capacitance is sampled and not 100% tested.





ELECTRONICS

**AC CHARACTERISTICS**( $T_A=0$  to  $70^\circ\text{C}$ ,  $V_{CC}=3.3\pm0.3\text{V}$ , unless otherwise noted.)**TEST CONDITIONS\***

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

\* The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Output Loads(B)  
for tHz, tLZ, tWHZ, tow, tolz & tohz

\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance

**READ CYCLE\***

Parameter	Symbol	K6R4008V1B-10		K6R4008V1B-12		K6R4008V1B-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	10	-	12	-	15	-	ns
Address Access Time	t <sub>AA</sub>	-	10	-	12	-	15	ns
Chip Select to Output	t <sub>CO</sub>	-	10	-	12	-	15	ns
Output Enable to Valid Output	t <sub>OE</sub>	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	t <sub>LZ</sub>	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	5	0	6	0	7	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	5	0	6	0	7	ns
Output Hold from Address Change	t <sub>OH</sub>	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	t <sub>PU</sub>	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	t <sub>PD</sub>	-	15	-	12	-	15	ns

\* The above parameters are also guaranteed at industrial temperature range.





ELECTRONICS

## WRITE CYCLE\*

Parameter	Symbol	K6R4008V1B-10		K6R4008V1B-12		K6R4008V1B-15		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	10	-	12	-	15	-	ns
Chip Select to End of Write	t <sub>CW</sub>	7	-	8	-	10	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	0	-	ns
Address Valid to End of Write	t <sub>AW</sub>	7	-	8	-	10	-	ns
Write Pulse Width(OE High)	t <sub>WP</sub>	7	-	8	-	10	-	ns
Write Pulse Width(OE Low)	t <sub>WP1</sub>	10	-	12	-	15	-	ns
Write Recovery Time	t <sub>WR</sub>	0	-	0	-	0	-	ns
Write to Output High-Z	t <sub>WHZ</sub>	0	5	0	6	0	7	ns
Data to Write Time Overlap	t <sub>DW</sub>	5	-	6	-	7	-	ns
Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	0	-	ns
End Write to Output Low-Z	t <sub>WLZ</sub>	3	-	3	-	3	-	ns

\* The above parameters are also guaranteed at industrial temperature range.

## TIMMING DIAGRAMS




TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS}=\overline{OE}=V_{IL}$ ,  $\overline{WE}=V_{IH}$ )TIMING WAVEFORM OF READ CYCLE(2) ( $\overline{WE}=V_{IH}$ )

## NOTES(READ CYCLE)

1.  $\overline{WE}$  is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V<sub>OH</sub> or V<sub>OL</sub> levels.
4. At any given temperature and voltage condition, t<sub>HZ</sub>(Max.) is less than t<sub>LZ</sub>(Min.) both for a given device and from device to device.
5. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with  $\overline{CS}=V_{IL}$ .
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.



ELECTRONICS

TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{OE}$ = Clock)TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{OE}$ =Low Fixed)TIMING WAVEFORM OF WRITE CYCLE(3) ( $\overline{CS}$  = Controlled)

## NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition  $\overline{CS}$  going low and  $\overline{WE}$  going low ; A write ends at the earliest transition  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
3.  $t_{CW}$  is measured from the later of  $\overline{CS}$  going low to end of write.
4.  $t_{AS}$  is measured from the address valid to the beginning of write.
5.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.
6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

## FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	$I_{SB}, I_{SB1}$
L	H	H	Output Disable	High-Z	$I_{CC}$
L	H	L	Read	DOUT	$I_{CC}$
L	L	X	Write	DIN	$I_{CC}$


\* X means Don't Care.

## DATA RETENTION CHARACTERISTICS\*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Vcc for Data Retention	$V_{DR}$	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	3.6	V
Data Retention Current	$I_{DR}$	$V_{CC}=3.0V, \overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	-	-	1.0	mA
		$V_{CC} = 2.0V, \overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	-	-	0.7	mA
Data Retention Set-Up Time	$t_{SDR}$	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time	$t_{RDR}$		5	-	-	ms

\* The above parameters are also guaranteed at industrial temperature range.  
Data Retention Characteristic is for L-ver only.

## DATA RETENTION WAVE FORM




ELECTRONICS


## PACKAGE DIMENSIONS

Units: millimeters/Inches

36-SOJ-400



36-TSOP2-400F



ELECTRONICS

## 44-TSOP2-400AF

