## **Document Title**

1Mx4 Bit (with OE) High Speed Static RAM(3.3V Operating), Operated at Commercial and Industrial Temperature Range.

## **Revision History**

RevNo.	<u>History</u>				<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release wit	th Design Target.	Jan. 1st, 1997	Design Target		
Rev.1.0		minary Data Sheet gn Target to Prelim			Jun. 1st, 1997	Preliminary
Rev. 2.0		inary pacitive in test load	ı		Feb.11th.1998	Final
	3. Relex DC characteristics    Item		Previous	Current		
			160mA	185mA		
		12ns	150mA	180mA		
		15ns	140mA	175mA		
	ISB	f=max.	40mA	50mA		
	ISB1	f=0	10 / 1mA	10 / 1.2mA		
	Idr	VDR=3.0V	0.9mA	1.0mA		
Rev.2.1	Change operating ltems	ng current at Indus Previous sp (10/12/15ns p 185/180/175	oart) (10/12	ange. nged spec. 2/15ns part) 205/200mA	Jun. 27th 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



# 1M x 4 Bit (with OE)High-Speed CMOS Static RAM(3.3V Operating)

#### **FEATURES**

• Fast Access Time 10,12,15ns(Max.)

• Low Power Dissipation

Standby (TTL) : 50mA(Max.) (CMOS) : 10mA(Max.)

1.2mA(Max.)- L-Ver.

Operating KM64V4002B/BL - 10 : 185mA(Max.) KM64V4002B/BL - 12 : 180mA(Max.) KM64V4002B/BL - 15 : 175mA(Max.)

• Single 3.3±0.3V Power Supply

• TTL Compatible Inputs and Outputs

· Fully Static Operation

- No Clock or Refresh required

· Three State Outputs

• Low Data Retention Voltage: 2V(Min.) - L-Ver. Only

• Center Power/Ground Pin Configuration


Standard Pin Configuration

KM64V4002BJ: 32-SOJ-400 KM64V4002BT: 32-TSOP2-400F

#### **GENERAL DESCRIPTION**

The KM64V4002B is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits. The KM64V4002B uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM64V4002B is packaged in a 400 mil 32-pin plastic SOJ or TSOP(II) forward.


## PIN CONFIGURATION (Top View)



#### **ORDERING INFORMATION**

KM64V4002B/BL -10/12/15	Commercial Temp.
KM64V4002BI/BLI -10/12/15	Industrial Temp.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN FUNCTION**

Pin Name	Pin Function
A0 - A19	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection



#### **ABSOLUTE MAXIMUM RATINGS\***

Param	eter	Symbol	Rating	Unit
Voltage on Any Pin Relative	to Vss	VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Relat	tive to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation		PD	1.0	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.0	-	Vcc+0.3**	V
Input Low Voltage	VIL	-0.3*	-	0.8	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

#### DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit		
Input Leakage Current	lu	VIN=Vss to Vcc				2	μΑ
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc			-2	2	μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	Com.	10ns	-	185	mA
	CS=VIL, VIN=VIH or VIL, IOUT=0mA			12ns	-	180	
Ind.		15ns	-	175			
		Ind.	Ind.	10ns	-	210	
				12ns	-	205	
				15ns	-	200	
Standby Current	Isb	Min. Cycle, CS=Vін			-	50	mA
	ISB1	f=0MHz, <del>CS</del> ≥ Vcc-0.2V,		Normal	-	10	mA
	$Vin \ge Vcc-0.2V$ or $Vin \le 0.2V$		•	L-Ver.	-	1.2	
Output Low Voltage Level	Vol	IoL=8mA				0.4	V
Output High Voltage Level	Voн	IOH=-4mA			2.4	-	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

#### CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

<sup>\*</sup> NOTE : Capacitance is sampled and not 100% tested.



<sup>\*</sup> V<sub>I</sub>L(Min) = -2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA

<sup>\*\*</sup> VIH(Max) = Vcc + 2.0V a.c (Pulse Width  $\leq$  8ns) for I  $\leq$  20mA


## **AC CHARACTERISTICS**(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.)

#### **TEST CONDITIONS**


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

NOTE: The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



#### **READ CYCLE**

		KM64V4002B/BL-10		KM64V4002B/BL-12		KM64V4002B/BL-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	10	-	12	-	15	-	ns
Address Access Time	tAA	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	10	-	12	-	15	ns
Output Enable to Valid Output	toE	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tonz	0	5	0	6	0	7	ns
Output Hold from Address Change	toн	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tpD	-	10	-	12	-	15	ns

NOTE: The above parameters are also guaranteed at industrial temperature range.



<sup>\*</sup> Capacitive Load consists of all components of the test environment.

<sup>\*</sup> Including Scope and Jig Capacitance


#### **WRITE CYCLE**

Parameter	Symbol	KM64V400	02B/BL-10	KM64V4002B/BL-12		KM64V4002B/BL-15		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Onit
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tcw	7	-	8	-	10	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	8	-	10	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	10	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

NOTE: The above parameters are also guaranteed at industrial temperature range.


#### **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS} = \overline{OE} = VIL, \overline{WE} = VIH)$ 





#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




#### NOTES(WRITE CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tuz(Min.) both for a given device and from device to device.
- 5. Transition is measured space ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{\text{CS}}=\text{V}_{\text{IL}}$ .
- 7. Address valid prior to coincident with  $\overline{\text{CS}}$  transition low.


  8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)






#### TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



#### TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. two is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of  $\overline{\text{CS}}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high.
- 6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When  $\overline{\text{CS}}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.



#### **FUNCTIONAL DESCRIPTION**

cs	WE	OE	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	DIN	Icc


<sup>\*</sup> NOTE : X means Don't Care.

## DATA RETENTION CHARACTERISTICS\*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	Vdr	<del>CS</del> ≥Vcc - 0.2V	2.0	-	3.6	V
Data Retention Current	IDR	Vcc=3.0V, <del>CS</del> ≥Vcc - 0.2V VIN≥Vcc - 0.2V or VIN≤0.2V	-	-	1.0	mA
		Vcc=2.0V, <del>CS</del> ≥ Vcc - 0.2V VIN≥Vcc - 0.2V or VIN≤0.2V	-	-	0.7	mA
Data Retention Set-Up Time	tsdr	See Data Retention	0	-	-	ns
Recovery Time	trdr	Wave form(below)	5	-	-	ms

NOTE: The above parameters are also guaranteed at industrial temperature range. \* L-Ver only.


## **DATA RETENTION WAVE FORM**





#### **PACKAGE DIMENSIONS**

#### Units:millimeters/Inches 32-SOJ-400



# Units:millimeters/Inches 32-TSOP2-400F $(\frac{0.25}{0.010})$ 0.45 ~0.75 0.018 ~ 0.030 10.16 11.76 ±0.20 0.463 ±0.008 $\frac{0.50}{0.020}$ ) $\frac{0.15 \begin{array}{l} +0.10 \\ -0.05 \end{array}}{0.006 \begin{array}{l} +0.004 \\ -0.002 \end{array}}$ 21.35 0.841 MAX 20.95 ±0.10 0.825 ±0.004 1.00 ±0.10 0.039 ±0.004 1.20 0.047MAX 1.27 0.050

 $(\frac{0.95}{0.037}$ 

 $\frac{0.40~\pm 0.10}{0.016~\pm 0.004}$ 

0.05 0.002 MIN