Document Title

1MKx4 Bit (with OE) High Speed Static RAM(5V Operating), Revolutionary Pin out. Operated at Commercial Temperature Range.

Revision History

RevNo.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>		
Rev. 0.0	Initial release with Design	gn Target.		Jun. 14th, 1996	Design Target
Rev. 0.5	with the test conditi 0.3.1. Insert Icc1 pa	rget to Preliminary. It add 17ns part. parameters and insert new on. arameter with the test condi th binary count.	. , ,	Sep. 16th, 1996	Preliminary
Rev. 1.0	1.3. Update D.C parame Items Icc 1.4. Add the test conditi	eter with the test condition. eters. Previous spec. (15/17/20ns part) 200/195/190mA on for VOH1 with Vcc=5V±5		Jun. 5th, 1997	Final
Rev. 2.0	2.1 Add extended and i	e parts.	Feb. 25th, 1998	Final	

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



1M x 4 Bit (with OE)High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 15,17,20ns(Max.)
- Low Power Dissipation

Standby (TTL) : 50mA(Max.) (CMOS) : 10mA(Max.)

Operating KM644002A - 15 : 150mA(Max.) KM644002A - 17 : 145mA(Max.) KM644002A - 20 : 140mA(Max.)


- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required
- · Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration

KM644002AJ: 32-SOJ-400

GENERAL DESCRIPTION

The KM644002A is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits. The KM644002A uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM644002A is packaged in a 400 mil 32-pin plastic SOJ.


PIN CONFIGURATION(Top View)



ORDERING INFORMATION

KM644002A-15/17/20	Commercial Temp.
KM644002AE-15/17/20	Extended Temp.
KM644002AI-15/17/20	Industrial Temp.

FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION

Pin Name	Pin Function
A0 - A19	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



ABSOLUTE MAXIMUM RATINGS*

Param	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative	to Vss	VIN, VOUT	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature Commercial		TA	0 to 70	°C
Extended		TA	-25 to 85	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

NOTE: The above parameters are also guaranteed at extended and industrial temperature ranges.

DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	lu	Vin=Vss to Vcc	-2	2	μΑ	
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=VSS to VCC			2	μА
Operating Current	Icc	Min. Cycle, 100% Duty 15ns		-	150	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA 17ns 20ns		-	145	
				-	140	
Standby Current	Isb	Min. Cycle, CS=Vін		-	50	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V, VIN≥Vcc-0.2V or VIN≤0.2V		-	10	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	IOH=-4mA		2.4	-	V
	VoH1*	Ιοн1=-100μΑ		-	3.95	

NOTE: The above parameters are also guaranteed at extended and industrial temperature ranges.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

^{*} NOTE:Capacitance is sampled and not 100% tested.



^{*} Vı∟(Min) = -2.0V a.c(Pulse Width ≤ 10ns) for I ≤ 20mA

^{**} ViH(Max) = Vcc + 2.0V a.c (Pulse Width \leq 10ns) for I \leq 20mA

^{*} Vcc=5.0V, Temp.=25°C


AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS


Parameter	Value	
Input Pulse Levels	0V to 3V	
Input Rise and Fall Times	3ns	
Input and Output timing Reference Levels	1.5V	
Output Loads	See below	

NOTE: The above parameters are also guaranteed at extended and industrial temperature ranges.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



* Including Scope and Jig Capacitance

READ CYCLE

Dovementor	Cumbal	KM6440	002A-15	KM6440	002A-17	KM644002A-20		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	15	-	17	-	20	-	ns
Address Access Time	taa	-	15	-	17	-	20	ns
Chip Select to Output	tco	-	15	-	17	-	20	ns
Output Enable to Valid Output	toe	-	7	-	8	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	7	0	8	0	9	ns
Output Disable to High-Z Output	tonz	0	7	0	8	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	15	-	17	-	20	ns

NOTE: The above parameters are also guaranteed at extended and industrial temperature ranges.




WRITE CYCLE

Parameter	Cumbal	KM644	002A-15	KM6440	KM644002A-17		KM644002A-20	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	15	-	17	-	20	-	ns
Chip Select to End of Write	tcw	12	-	13	-	14	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	12	-	13	-	14	-	ns
Write Pulse Width(OE High)	twp	12	-	13	-	14	-	ns
Write Pulse Width(OE Low)	twP1	15	-	17	-	20	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	7	0	8	0	9	ns
Data to Write Time Overlap	tow	8	-	9	-	10	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


NOTE: The above parameters are also guaranteed at extended and industrial temperature ranges.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)







NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- $5. \ Transition \ is \ measured \ \pm 200mV \ from \ \underline{ste} ady \ state \ voltage \ with \ Load(B). \ This \ parameter \ is \ sampled \ and \ not \ 100\% \ tested.$
- 6. Device is continuously selected with CS=VIL.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the <u>last valid address</u> to the first transition address.

 2. A write occurs during the overlap of <u>a low CS</u> and <u>WE. A write</u> begins at the latest transition <u>CS</u> going low and <u>WE</u> going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be

FUNCTIONAL DESCRIPTION

cs	WE	OE	Mode	I/O Pin	Supply Current
Н	Χ	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	DIN	Icc

* NOTE : X means Don't Care.



PACKAGE DIMENSIONS

