# **Document Title**

64Kx4 Bit (with OE) High Speed Static RAM(5V Operating).

# **Revision History**

RevNo.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with Preliminary.	Aug. 1. 1998	Preliminary
Rev. 1.0	Release to Final Data Sheet.	Nov. 2. 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



# 64K x 4 Bit High-Speed CMOS Static RAM

#### **FEATURES**

- Fast Access Time 10,12,15ns(Max.)
- Low Power Dissipation

Standby (TTL) : 20mA(Max.) (CMOS) : 2mA(Max.)

Operating KM64258E - 10 : 70mA(Max.)

KM64258E - 12 : 70mA(Max.) KM64258E - 15 : 70mA(Max.)


- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible With 3.3V Device
- Fully Static Operation
  - No Clock or Refresh required
- · Three State Outputs
- · Standard Pin Configuration

KM64258EJ: 28-SOJ-300


# **GENERAL DESCRIPTION**

The KM64258E is a 262,144-bit high-speed Static Random Access Memory organized as 65,536 words by 4 bits. The KM64258E uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM64258E is packaged in a 300 mil 28-pin plastic SOJ .

#### PIN CONFIGURATION (Top View)



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN FUNCTION**

Pin Name	Pin Function
A0 - A15	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



# **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	ТА	0 to 70	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

<sup>\*</sup>  $VIL(Min) = -2.0(Pulse Width \le 7ns)$  for  $I \le 20mA$ 

# DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10% unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	lu	VIN = Vss to Vcc	-2	2	μΑ	
Output Leakage Current	lLO	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc	-2	2	μΑ	
<u></u>		10ns	-	70	mA	
		CS=VIL, VIN = VIH or VIL,	12ns	-	70	
		IOUT=OITIA	15ns	-	70	
Standby Current	ISB	Min. Cycle, CS=Vін		-	20	mA
	ISB1	f=0MHz, <del>CS</del> ≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V		-	2	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	н Іон=-4mA		2.4	-	V
	Voh1*	IOH1=0.1mA	Iон1=0.1mA		3.95	V

<sup>\*</sup> Vcc=5.0V±5%, Temp.=25°C

# CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

<sup>\*</sup> Capacitance is sampled and not 100% tested.




<sup>\*\*</sup> VIH(Max) = Vcc+2.0V(Pulse Width  $\leq$  7ns) for I  $\leq$  20mA


# **AC CHARACTERISTICS**(TA=0 to $70^{\circ}$ C, Vcc=5.0V±10%, unless otherwise noted.) **TEST CONDITIONS**

Parameter	Value		
Input Pulse Levels	0V to 3V		
Input Rise and Fall Times	3ns		
Input and Output timing Reference Levels	1.5V		
Output Loads	See below		

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



<sup>\*</sup> Including Scope and Jig Capacitance

#### **READ CYCLE**


Parameter	Cumbal	KM642	58E-10	KM64258E-12		KM64258E-15		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Oilit
Read Cycle Time	trc	10	-	12	-	15	-	ns
Address Access Time	taa	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	10	-	12	-	15	ns
Output Enable to Valid Output	toe	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tonz	0	5	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tpD	-	10	-	12	-	15	ns

# WRITE CYCLE


Parameter	Symbol	KM642	58E-10	KM64258E-12		KM64258E-15		Unit
Farameter	Syllibol	Min	Max	Min	Max	Min	Max	Oill
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tcw	8	-	9	-	10	-	ns
Address Setup Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8	-	9	-	10	-	ns
Write Pulse Width(OE High)	twp	8	-	9	-	10	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	0	-	0	-	0	-	ns

# **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{\text{CS}} = \overline{\text{OE}} = \text{VIL}, \overline{\text{WE}} = \text{VIH})$ 



# TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




**CMOS SRAM** KM64258E

#### NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.

  3. thz and tohz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voh or Vol
- 4. At any given temperature and voltage condition, tHz(Max.) is less than ttz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=VIL.
- 7. Address valid prior to coincident with  $\overline{\text{CS}}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)




# TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





**CMOS SRAM KM64258E** 

#### TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the <u>last valid address</u> to the first transition address.
  2. A write occurs during the overlap of a low <u>CS</u> and <u>WE</u>. A <u>write</u> begins at the latest transition <u>CS</u> going low and <u>WE</u> going low ; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end
- 3. tcw is measured from the later of  $\overline{\text{CS}}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high.
- 6. If  $\overline{\text{OE}}$ ,  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If  $\overline{\text{CS}}$  goes low simultaneously with  $\overline{\text{WE}}$  going or after  $\overline{\text{WE}}$  going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When  $\overline{CS}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be

### **FUNCTIONAL DESCRIPTION**

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	X	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Douт	Icc
L	L	Х	Write	DIN	Icc

<sup>\*</sup> X means Don't Care.



# **PACKAGE DIMENSIONS**

Units:millimeters/Inches

# 28-SOJ-300

