KM64V1003B CMOS SRAM

# **Document Title**

256Kx4 Bit (with OE) High Speed Static RAM(3.3V Operating), Revolutionary Pin out.

# **Revision History**

RevNo.	<u>History</u>		Draft Data	<u>Remark</u>	
Rev. 0.0	Initial release with De	esign Target.		Apr. 1st, 1997	Design Target
Rev.1.0	Release to Prelimina  1. Replace Design Ta	•		Jun. 1st, 1997	Preliminary
Rev.2.0	2.4. Delete Industria 2.5. Delete TSOP2 P	ory  ention Characteristics and Temperature Range Part ackage oad of the test environmer		Feb. 25th, 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquart ers.



KM64V1003B CMOS SRAM

# 256K x 4 Bit (with OE)High-Speed CMOS Static RAM(3.3V Operating)

#### **FEATURES**

- Fast Access Time 8,10,12ns(Max.)
- Low Power Dissipation

Standby (TTL) : 50 mA(Max.) (CMOS) : 5 mA(Max.)

Operating KM64V1003B - 8 : 150 mA(Max.) KM64V1003B - 10 : 145 mA(Max.) KM64V1003B - 12 : 140 mA(Max.)

- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
  - No Clock or Refresh required
- · Three State Outputs
- Center Power/Ground Pin Configuration
- · Standard Pin Configuration

KM64V1003BJ: 32-SOJ-400


#### **GENERAL DESCRIPTION**

The KM64V1003B is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The KM64V1003B uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM64V1003B is packaged in a 400 mil 32-pin plastic SOJ.

#### PIN CONFIGURATION (Top View)

#### A17 32 N.C. 2 31 A16 A٥ Α1 3 A15 A2 4 29 A14 A13 5 28 Аз OE CS 6 27 I/O4 26 I/O1 25 Vss Vcc SOJ Vcc Vss 24 I/O3 I/O2 WE 22 A12 21 A11 20 A10 13 A5 A6 14 19 А9 A8 15 18 A7 17 N.C. N.C. 16

### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN FUNCTION**

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection



**CMOS SRAM** KM64V1003B

#### **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V ss	VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress a ting only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.0	-	Vcc + 0.3**	V
Input Low Voltage	VIL	-0.3*	-	0.8	V

NOTE:\* Vı∟(Min)=-2.0V a.c(Pulse Width≤6ns) for I≤20mA
\*\* Vı⊢(Max)=Vcc + 2.0V a.c (Pulse Width≤6ns) for I≤20mA

### DC AND OPERATING CHARACTERISTICS (TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	ILI	VIN=Vss to Vcc	-2	2	μΑ	
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc	-2	2	μА	
Operating Current	Icc	Min. Cycle, 100% Duty 8r		-	150	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	10ns	-	145	
		12ns		-	140	
Standby Current	IsB	Min. Cycle, CS=Vін		-	50	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V		-	5	
Output Low Voltage Level	Vol	IoL=8mA	-	0.4	V	
Output High Voltage Level	Voн	IOH=-4mA		2.4	-	V

### CAPACITANCE\* (TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

<sup>\*</sup> NOTE : Capacitance is sampled and not 100% tested.



CMOS SRAM

# $\textbf{AC CHARACTERISTICS} \ (\text{Ta=0 to } 70^{\circ}\text{C}, \ \text{Vcc=3.3\pm0.3V}, \ \text{unless otherwise noted.})$


### **TEST CONDITIONS**

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)

Dout  $RL = 50\Omega$  VL = 1.5V  $Zo = 50\Omega$   $30pF^*$ 

Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



### **READ CYCLE**

Parameter	Symbol	KM64V1003B-8		KM64V1003B-10		KM64V1003B-12		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	8	-	10	-	12	-	ns
Address Access Time	taa	-	8	-	10	-	12	ns
Chip Select to Output	tco	-	8	-	10	-	12	ns
Output Enable to Valid Output	toe	-	4	-	5	-	6	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	0	6	ns
Output Disable to High-Z Output	tonz	0	4	0	5	0	6	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	8	-	10	-	12	ns

<sup>\*</sup> Capacitive Load consists of all components of the test environment.

<sup>\*</sup> Including Scope and Jig Capacitance


KM64V1003B CMOS SRAM

#### WRITE CYCLE


Parameter	Cumbal	KM64V1003B-8		KM64V1003B-10		KM64V1003B-12		Unit
raiailleter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	8	-	10	-	12	-	ns
Chip Select to End of Write	tcw	6	-	7	-	8	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	6	-	7	-	8	-	ns
Write Pulse Width(OE High)	twp	6	-	7	-	8	-	ns
Write Pulse Width(OE Low)	tWP1	8	-	10	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	4	0	5	0	6	ns
Data to Write Time Overlap	tow	4	-	5	-	6	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

### **TIMMING DIAGRAMS**

 $\textbf{TIMING WAVEFORM OF READ CYCLE(1)} \quad \text{(Address Controlled, } \overline{\texttt{CS}} = \overline{\texttt{OE}} = \texttt{V}_{\text{IL}}, \ \overline{\texttt{WE}} = \texttt{V}_{\text{IH}})$ 



## TIMING WAVEFORM OF READ CYCLE(2) $(\overline{WE}=V_{IH})$




**CMOS SRAM** KM64V1003B


#### NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or
- 4. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{CS}$ =VIL.
- Address valid prior to coincident with CS transition low.
   For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)




### TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





#### TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



#### NOTES(WRITE CYCLE)

- All write cycle timing is referenced from the last valid address to the first transition address.
   A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. tWP is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of  $\overline{\text{CS}}$  going low to end of write.
- 4.  $t_{\mbox{\scriptsize AS}}$  is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high.
- 6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

  8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

- 9. Dout is the read data of the new address.

  10. When  $\overline{CS}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

### **FUNCTIONAL DESCRIPTION**

CS	WE	ŌĒ	Mode	I/O Pin	Supply Current
Н	Χ	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	DIN	Icc

<sup>\*</sup> NOTE : X means Don't Care.



### **PACKAGE DIMENSIONS**

**32-SOJ-400** Units:millimeters/Inches

