

DRAM MODULE

KMM366F80(8)4CS1

KMM366F80(8)4CS1 EDO Mode without buffer

8M x 64 DRAM DIMM Using 4Mx16, 8K & 4K Refresh, 3.3V

GENERAL DESCRIPTION

The Samsung KMM366F80(8)4CS1 is a 8Mx64bits Dynamic RAM high density memory module. The Samsung KMM366F80(8)4CS1 consists of eight CMOS 4Mx16bits DRAMs in TSOP 400mil packages and one 2K EEPROM for SPD in 8-pin TSSOP package mounted on a 168-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The KMM366F80(8)4CS1 is a Dual In-line Memory Module and is intended for mounting into 168 pin edge connector sockets.

PERFORMANCE RANGE

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{HPC}
-5	50ns	13ns	84ns	20ns
-6	60ns	15ns	104ns	25ns

FEATURES

- Part Identification

Part number	PKG	Ref.	CBR Ref.	ROR Ref.
KMM366F804CS1	TSOP	4K	4K/64ms	
KMM366F884CS1	TSOP	8K	4K/64ms	8K/64ms

- New JEDEC standard proposal without buffer
- Serial Presence Detect with EEPROM
- Extended Data Out Mode Operation
- CAS-before-RAS Refresh capability
- RAS-only and Hidden refresh capability
- LVTTTL compatible inputs and outputs
- Single +3.3V±0.3V power supply
- PCB : Height(1000mil), double sided component

PIN CONFIGURATIONS

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	V _{SS}	29	<u>CAS1</u>	57	DQ18	85	V _{SS}	113	<u>CAS5</u>	141	DQ50
2	DQ0	30	<u>RAS0</u>	58	DQ19	86	DQ32	114	<u>RAS1</u>	142	DQ51
3	DQ1	31	OE0	59	V _{CC}	87	DQ33	115	DU	143	V _{CC}
4	DQ2	32	V _{SS}	60	DQ20	88	DQ34	116	V _{SS}	144	DQ52
5	DQ3	33	A0	61	NC	89	DQ35	117	A1	145	NC
6	V _{CC}	34	A2	62	DU	90	V _{CC}	118	A3	146	DU
7	DQ4	35	A4	63	NC	91	DQ36	119	A5	147	NC
8	DQ5	36	A6	64	V _{SS}	92	DQ37	120	A7	148	V _{SS}
9	DQ6	37	A8	65	DQ21	93	DQ38	121	A9	149	DQ53
10	DQ7	38	A10	66	DQ22	94	DQ39	122	A11	150	DQ54
11	DQ8	39	A12	67	DQ23	95	DQ40	123	*A13	151	DQ55
12	V _{SS}	40	V _{CC}	68	V _{SS}	96	V _{SS}	124	V _{CC}	152	V _{SS}
13	DQ9	41	V _{CC}	69	DQ24	97	DQ41	125	DU	153	DQ56
14	DQ10	42	DU	70	DQ25	98	DQ42	126	DU	154	DQ57
15	DQ11	43	V _{SS}	71	DQ26	99	DQ43	127	V _{SS}	155	DQ58
16	DQ12	44	<u>OE2</u>	72	DQ27	100	DQ44	128	<u>DU</u>	156	DQ59
17	DQ13	45	<u>RAS2</u>	73	V _{CC}	101	DQ45	129	<u>RAS3</u>	157	V _{CC}
18	V _{CC}	46	<u>CAS2</u>	74	DQ28	102	V _{CC}	130	<u>CAS6</u>	158	DQ60
19	DQ14	47	<u>CAS3</u>	75	DQ29	103	DQ46	131	<u>CAS7</u>	159	DQ61
20	DQ15	48	W2	76	DQ30	104	DQ47	132	DU	160	DQ62
21	*CB0	49	V _{CC}	77	DQ31	105	*CB4	133	V _{CC}	161	DQ63
22	*CB1	50	NC	78	V _{SS}	106	*CB5	134	NC	162	V _{SS}
23	V _{SS}	51	NC	79	NC	107	V _{SS}	135	NC	163	NC
24	NC	52	*CB2	80	NC	108	NC	136	*CB6	164	NC
25	NC	53	*CB3	81	NC	109	NC	137	*CB7	165	SA0
26	<u>V_{CC}</u>	54	V _{SS}	82	SDA	110	V _{CC}	138	V _{SS}	166	SA1
27	<u>W0</u>	55	DQ16	83	SCL	111	<u>DU</u>	139	DQ48	167	SA2
28	<u>CAS0</u>	56	DQ17	84	V _{CC}	112	<u>CAS4</u>	140	DQ49	168	V _{CC}

Note : A12 is used for only KMM366F884CS1 (8K ref.)

PIN NAMES


Pin Name	Function
A0 - A11	Address Input (4K ref.)
A0 - A12	Address Input (8K ref.)
DQ0 - DQ63	Data In/Out
W0, W2	Read/Write Enable
OE0, OE2	Output Enable
RAS0 - RAS3	Row Address Strobe
CAS0 - CAS7	Column Address Strobe
V _{CC}	Power(+3.3V)
V _{SS}	Ground
NC	No Connection
DU	Don't use
SDA	Serial Address /Data I/O
SCL	Serial Clock
SA0 -SA2	Address in EEPROM
*CB0 - CB7	Check Bit

* These pins are not used in this module.



DRAM MODULE

KMM366F80(8)4CS1

FUNCTIONAL BLOCK DIAGRAM



Note : A12 is used for only KMM366F884CS1 (8K ref.)



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on any pin relative Vss	V _{IN} , V _{OUT}	-0.5 to +4.6	V
Voltage on Vcc supply relative to Vss	V _{CC}	-0.5 to +4.6	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _d	8	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	V

*1 : V_{CC}+1.3V at pulse width≤15ns which is measured at V_{CC}.

*2 : -1.3V at pulse width≤15ns which is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol	Speed	KMM366F884CS1		KMM366F804CS1		Unit
		Min	Max	Min	Max	
I _{CC1}	-5	-	324	-	484	mA
	-6	-	284	-	444	mA
I _{CC2}	Don't care	-	8	-	8	mA
I _{CC3}	-5	-	324	-	484	mA
	-6	-	284	-	444	mA
I _{CC4}	-5	-	364	-	364	mA
	-6	-	324	-	324	mA
I _{CC5}	Don't care	-	4	-	4	mA
I _{CC6}	-5	-	484	-	484	mA
	-6	-	444	-	444	mA
I _{I(L)}	Don't care	-10	10	-10	10	uA
I _{O(L)}	Don't care	-10	10	-10	10	uA
V _{OH}	Don't care	2.4	-	2.4	-	V
V _{OL}	Don't care	-	0.4	-	0.4	V

I_{CC1} : Operating Current * ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address cycling @t_{RC}=min)

I_{CC2} : Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=\text{V}_{\text{IH}}$)

I_{CC3} : RAS Only Refresh Current * ($\overline{\text{CAS}}=\text{V}_{\text{IH}}$, $\overline{\text{RAS}}$ cycling @t_{RC}=min)

I_{CC4} : Extended Data Out Mode Current * ($\overline{\text{RAS}}=\text{V}_{\text{IL}}$, $\overline{\text{CAS}}$ cycling : t_{HPC}=min)

I_{CC5} : Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=\text{V}_{\text{CC}}-0.2\text{V}$)

I_{CC6} : $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current * ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling @t_{RC}=min)

I_{I(L)} : Input Leakage Current (Any input 0≤V_{IN}≤V_{CC}+0.3V, all other pins not under test=0 V)

I_{O(L)} : Output Leakage Current(Data Out is disabled, 0V≤V_{OUT}≤V_{CC})

V_{OH} : Output High Voltage Level (I_{OH} = -2mA)

V_{OL} : Output Low Voltage Level (I_{OL} = 2mA)

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, address can be changed maximum once while $\overline{\text{RAS}}=\text{V}_{\text{IL}}$. In I_{CC4}, address can be changed maximum once within one EDO mode cycle time, t_{HPC}.

DRAM MODULE

KMM366F80(8)4CS1

CAPACITANCE (TA = 25°C, VCC=3.3V, f = 1MHz)

Item	Symbol	Min	Max	Unit
Input capacitance[A0-A12]	CIN1	-	50	pF
Input capacitance[W0, W2, OE0, OE2]	CIN2	-	38	pF
Input capacitance[RAS0 - RAS3]	CIN3	-	24	pF
Input capacitance[CAS0 - CAS7]	CIN4	-	24	pF
Input/Output capacitance[DQ0-DQ63]	CDQ	-	24	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=3.3V±0.3V. See notes 1,2.)

Test condition : VIH/VIL=2.2/0.7V, VOH/VOL=2.0/0.8V, output loading CL=100pF

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	tRC	84		104		ns	
Read-modify-write cycle time	tRWC	128		153		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60	ns	3,4,9
Access time from $\overline{\text{CAS}}$	tCAC		13		15	ns	3,4,5
Access time from column address	tAA		25		30	ns	3,9
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	3		3		ns	3
OE to output in Low-Z	tOLZ	3		3		ns	3
Output buffer turn-off delay from $\overline{\text{CAS}}$	tCEZ	3	13	3	13	ns	6,12
Transition time(rise and fall)	tT	1	50	1	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	8		10		ns	
$\overline{\text{CAS}}$ hold time	tCSH	38		40		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	8	10K	10	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	17	37	20	45	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	12	25	15	30	ns	9
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		ns	
Row address set-up time	tASR	0		0		ns	
Row address hold time	tRAH	7		10		ns	
Column address set-up time	tASC	0		0		ns	13
Column address hold time	tCAH	7		10		ns	13
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	tRCH	0		0		ns	8
Read command hold referenced to $\overline{\text{RAS}}$	tRRH	0		0		ns	8
Write command hold time	tWCH	7		10		ns	
Write command pulse width	tWP	7		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	8		10		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	7		10		ns	16
Data set-up time	tDS	0		0		ns	
Data hold time	tDH	7		10		ns	
Refresh period (4K & 8K Ref.)	tREF		64		64	ms	
Write command set-up time	twCS	0		0		ns	7
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tcWD	33		38		ns	7, 15
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	trWD	70		84		ns	7

DRAM MODULE

KMM366F80(8)4CS1

AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=3.3V±0.3V. See notes 1,2.)


Test condition : VIH/UIL=2.2/0.7V, VOH/VOL=2.0/0.8V, output loading CL=100pF

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
Column address to $\overline{W}$ delay time	tAWD	45		53		ns	7
CAS precharge to $\overline{W}$ delay time	tCPWD	47		58		ns	
CAS setup time (CAS-before-RAS refresh)	tCSR	5		5		ns	17
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		ns	
RAS to CAS precharge time	trPC	5		5		ns	
Access time from CAS precharge	tCPA		28		35	ns	3
Hyper page mode cycle time	tHPC	20		25		ns	10
Hyper page mode read-modify write cycle time	tHPRWC	67		73		ns	10
CAS precharge time (Hyper page cycle)	tCP	7		10		ns	14
RAS pulse width (Hyper page cycle)	trASP	50	200K	60	200K	ns	
RAS hold time from CAS precharge	trHCP	30		35		ns	
$\overline{OE}$ access time	tOEA		13		15	ns	
$\overline{OE}$ to data delay	tOED	10		13		ns	
Output buffer turn off delay time from $\overline{OE}$	tOEZ	3	13	3	13	ns	6
$\overline{OE}$ command hold time	tOEH	5		5		ns	
Output data hold time	tDOH	5		5		ns	
Output buffer turn off delay from $\overline{RAS}$	trEZ	3	13	3	13	ns	6,12
Output buffer turn off delay from $\overline{W}$	twEZ	3	13	3	13	ns	6
$\overline{W}$ to data delay	twED	15		15		ns	
$\overline{OE}$ to CAS hold time	tOCH	5		5		ns	
CAS hold time to $\overline{OE}$	tCHO	5		5		ns	
$\overline{OE}$ precharge time	tOEP	5		5		ns	
$\overline{W}$ pulse width (Hyper page cycle)	twPE	5		5		ns	

NOTES

1. An initial pause of 200us is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
2. Input voltage levels are V_{ih}/V_{il} . $V_{ih}(\min)$ and $V_{il}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{ih}(\min)$ and $V_{il}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 100pF.
4. Operation within the $t_{rCD}(\max)$ limit insures that $t_{rAC}(\max)$ can be met. $t_{rCD}(\max)$ is specified as a reference point only. If t_{rCD} is greater than the specified $t_{rCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{rCD} \geq t_{rCD}(\max)$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{rWD} , t_{cWD} and t_{AWD} are non-restrictive operating parameter. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If $t_{cWD} \geq t_{cWD}(\min)$, $t_{rWD} \geq t_{rWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, The condition of the data out is indetermined.
8. Either t_{rCH} or t_{rRH} must be satisfied for a read cycle.
9. Operation within the $t_{rAD}(\max)$ limit insures that $t_{rAC}(\max)$ can be met. $t_{rAD}(\max)$ is specified as a reference point only. If t_{rAD} is greater than the specified $t_{rAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
10. $t_{ASC} \geq 6ns$, Assume $t_T = 2.0ns$.
11. For all of the refresh mode except distributed CAS-before RAS refresh, 4096 cycle of burst refresh must be executed within 16ms before and after self-refresh in order to meet refresh specification.
12. If RAS goes to high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes to high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
13. t_{ASC} , t_{CAH} are referenced to the earlier CAS falling edge.
14. t_{CP} is specified from the last CAS rising edge in the previous cycle to the first CAS falling edge in the next cycle.
15. t_{cWD} is referenced to the later CAS falling edge at word read-modify-write cycle.
16. t_{CWL} is specified from W falling edge to the earlier CAS rising edge.
17. t_{CSR} is referenced to earlier CAS falling low before RAS transition low.


READ CYCLE



 Don't care
 Undefined


WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)

NOTE : DOUT = OPEN




Don't care
Undefined

READ - MODIFY - WRITE CYCLE




Don't care
Undefined

HYPER PAGE READ CYCLE



HYPER PAGE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



Don't care


Undefined

HYPER PAGE READ-MODIFY-WRITE CYCLE



Don't care
Undefined

HYPER PAGE READ AND WRITE MIXED CYCLE




Don't care
Undefined

$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE*


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, DIN = Don't care

DOUT = OPEN



$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE


NOTE : $\overline{\text{OE}}$, A = Don't care



Don't care
Undefined


* In RAS-only refresh cycle of 64Mb A-die & B-die, when $\overline{\text{CAS}}$ signal transits from Low to High, the valid data may be cut off.

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)

NOTE : Dout = OPEN



Don't care
Undefined


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



NOTE : This timing diagram is applied to all devices besides 64M DRAM based modules.


CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE : $\overline{OE}$, A = Don't care



TEST MODE IN CYCLE

NOTE : $\overline{OE}$, A = Don't care



Don't care


Undefined

DRAM MODULE


KMM366F80(8)4CS1

PACKAGE DIMENSIONS


Units : Inches (millimeters)




(Front view)




(Back view)



Detail A



Detail B



Detail C

Tolerances : ±.005(.13) unless otherwise specified

The used device is 4Mx16 DRAM with EDO mode, TSOP II

DRAM Part No. : KMM366F884CS1 - KM416V4004CS

KMM366F804CS1 - KM416V4104CS