

DRAM MODULE

KMM5364005CK/CKG & KMM5364105CK/CKG Fast Page Mode with EDO Mode 4M x 36 DRAM SIMM using 4Mx4 and 16M Quad CAS, 4K/2K, Refresh, 5V

GENERAL DESCRIPTION

The Samsung KMM53640(1)05CK is a 4Mx36bits Dynamic RAM high density memory module. The Samsung KMM53640(1)05CK consists of eight CMOS 4Mx4bits DRAMs in 24-pin SOJ package and one CMOS 4Mx4 bit Quad CAS with EDO DRAM in 28-pin SOJ package mounted on a 72-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The KMM53640(1)05CK is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

PERFORMANCE RANGE

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{HPC}
-5	50ns	13ns	90ns	25ns
-6	60ns	15ns	110ns	30ns

FEATURES

- Part Identification
 - KMM5364005CK(4096 cycles/64ms Ref, SOJ, Solder)
 - KMM5364005CKG(4096 cycles/64ms Ref, SOJ, Gold)
 - KMM5364105CK(2048 cycles/32ms Ref, SOJ, Solder)
 - KMM5364105CKG(2048 cycles/32ms Ref, SOJ, Gold)
- Fast Page Mode with Extended Data Out
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single +5V±10% power supply
- JEDEC standard PDPin & pinout
- PCB : Height(1000mil), single sided component

PIN CONFIGURATIONS

Pin	Symbol	Pin	Symbol
1	Vss	37	DQ17
2	DQ0	38	DQ35
3	DQ18	39	Vss
4	DQ1	40	$\overline{\text{CAS0}}$
5	DQ19	41	$\overline{\text{CAS2}}$
6	DQ2	42	$\overline{\text{CAS3}}$
7	DQ20	43	$\overline{\text{CAS1}}$
8	DQ3	44	$\overline{\text{RAS0}}$
9	DQ21	45	Res($\overline{\text{RAS1}}$)
10	Vcc	46	NC
11	NC	47	$\overline{\text{W}}$
12	A0	48	NC
13	A1	49	DQ9
14	A2	50	DQ27
15	A3	51	DQ10
16	A4	52	DQ28
17	A5	53	DQ11
18	A6	54	DQ29
19	A10	55	DQ12
20	DQ4	56	DQ30
21	DQ22	57	DQ13
22	DQ5	58	DQ31
23	DQ23	59	Vcc
24	DQ6	60	DQ32
25	DQ24	61	DQ14
26	DQ7	62	DQ33
27	DQ25	63	DQ15
28	A7	64	DQ34
29	A11	65	DQ16
30	Vcc	66	NC
31	A8	67	PD1
32	A9	68	PD2
33	Res($\overline{\text{RAS1}}$)	69	PD3
34	$\overline{\text{RAS0}}$	70	PD4
35	DQ26	71	NC
36	DQ8	72	Vss

PIN NAMES

Pin Name	Function
A0 - A11	Address Inputs(4K Ref)
A0 - A10	Address Inputs(2K Ref)
DQ0 - DQ35	Data In/Out
$\overline{\text{W}}$	Read/Write Enable
$\overline{\text{RAS0}}$	Row Address Strobe
$\overline{\text{CAS0}}$ - $\overline{\text{CAS3}}$	Column Address Strobe
PD1 -PD4	Presence Detect
Vcc	Power(+5V)
Vss	Ground
NC	No Connection

PRESENCE DETECT PINS (Optional)

Pin	50NS	60NS
PD1	Vss	Vss
PD2	NC	NC
PD3	Vss	NC
PD4	Vss	NC

* Pin connection changing available


SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

* NOTE : A11 is used for only KMM5364005CK/CKG (4K ref.)

DRAM MODULE

KMM5364005CK/CKG
KMM5364105CK/CKG

FUNCTIONAL BLOCK DIAGRAM



DRAM MODULE

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on Vcc supply relative to Vss	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _d	9	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{CC} +1 ^{*1}	V
Input Low Voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V/20ns, Pulse width is measured at V_{CC}.

*2 : -2.0V/20ns, Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol	Speed	KMM5364005CK/CKG		KMM5364105CK/CKG		Unit
		Min	Max	Min	Max	
I _{CC1}	-5	-	810	-	990	mA
	-6	-	720	-	900	mA
I _{CC2}	Don't care	-	18	-	18	mA
I _{CC3}	-5	-	810	-	990	mA
	-6	-	720	-	900	mA
I _{CC4}	-5	-	720	-	810	mA
	-6	-	630	-	720	mA
I _{CC5}	Don't care	-	9	-	9	mA
I _{CC6}	-5	-	810	-	990	mA
	-6	-	720	-	900	mA
I _{I(L)}	Don't care	-45	45	-45	45	uA
I _{O(L)}	Don't care	-5	5	-5	5	uA
V _{OH}	Don't care	2.4	-	2.4	-	V
V _{OL}	Don't care	-	0.4	-	0.4	V

I_{CC1} : Operating Current * ($\overline{RAS}$, $\overline{CAS}$, Address cycling @t_{RC}=min)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3} : $\overline{RAS}$ Only Refresh Current * ($\overline{CAS}=V_{IH}$, $\overline{RAS}$ cycling @t_{RC}=min)

I_{CC4} : EDO Mode Current * ($\overline{RAS}=V_{IL}$, $\overline{CAS}$ Address cycling : t_{HPC}=min)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6} : $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current * ($\overline{RAS}$ and $\overline{CAS}$ cycling @t_{RC}=min)

I_{I(L)} : Input Leakage Current (Any input 0≤V_{IN}≤V_{CC}+0.5V, all other pins not under test=0 V)

I_{O(L)} : Output Leakage Current(Data Out is disabled, 0V≤V_{OUT}≤V_{CC})

V_{OH} : Output High Voltage Level (I_{OH} = -5mA)

V_{OL} : Output Low Voltage Level (I_{OL} = 4.2mA)

*** NOTE** : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one EDO mode cycle, t_{HPC}.

DRAM MODULE

CAPACITANCE (TA = 25°C, VCC=5V, f = 1MHz)

Item	Symbol	Min	Max	Unit
Input capacitance[A0-A11(A10)]	CIN1	-	65	pF
Input capacitance[$\overline{W}$]	CIN2	-	80	pF
Input capacitance[$\overline{RAS0}$]	CIN3	-	80	pF
Input capacitance[$\overline{CAS0}$ - $\overline{CAS3}$]	CIN4	-	40	pF
Input/Output capacitance[DQ0-35]	CDQ1	-	20	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=5.0V±10%. See notes 1,2.)

Test condition : VIH/VIIL=2.4/0.8V, VOH/VOL=2.0/0.8V, Output loading CL=100pF

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		ns	
Access time from $\overline{RAS}$	tRAC		50		60	ns	3,4,10
Access time from $\overline{CAS}$	tCAC		13		15	ns	3,4,5
Access time from column address	tAA		25		30	ns	3,10
$\overline{CAS}$ to output in Low-Z	tCLZ	3		3		ns	3
Output buffer turn-off delay from $\overline{CAS}$	tCEZ	3	13	3	15	ns	6,11,12
Transition time(rise and fall)	tT	2	50	2	50	ns	2
$\overline{RAS}$ precharge time	tRP	30		40		ns	
$\overline{RAS}$ pulse width	tRAS	50	10K	60	10K	ns	
$\overline{RAS}$ hold time	tRSH	13		15		ns	
$\overline{CAS}$ hold time	tCSH	38		45		ns	
$\overline{CAS}$ pulse width	tCAS	8	10K	10	10K	ns	13
$\overline{RAS}$ to $\overline{CAS}$ delay time	tRCD	20	37	20	45	ns	4
$\overline{RAS}$ to column address delay time	tRAD	15	25	15	30	ns	10
$\overline{CAS}$ to $\overline{RAS}$ precharge time	tCRP	5		5		ns	
Row address set-up time	tASR	0		0		ns	
Row address hold time	tRAH	10		10		ns	
Column address set-up time	tASC	0		0		ns	
Column address hold time	tCAH	8		10		ns	
Column address to $\overline{RAS}$ lead time	tRAL	25		30		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold time referenced to $\overline{CAS}$	tRCH	0		0		ns	8
Read command hold time referenced to $\overline{RAS}$	tRRH	0		0		ns	8
Write command hold time	tWCH	10		10		ns	
Write command pulse width	tWP	10		10		ns	
Write command to $\overline{RAS}$ lead time	tRWL	13		15		ns	
Write command to $\overline{CAS}$ lead time	tCWL	8		10		ns	
Data-in set-up time	tDS	0		0		ns	9
Data-in hold time	tDH	8		10		ns	9
Refresh period (4K Ref)	tREF		64		64	ms	
Refresh period (2K Ref)	tREF		32		32	ms	
Write command set-up time	tWCS	0		0		ns	7
$\overline{CAS}$ setup time($\overline{CAS}$ -before- $\overline{RAS}$ refresh)	tCSR	5		5		ns	
$\overline{CAS}$ hold time($\overline{CAS}$ -before- $\overline{RAS}$ refresh)	tCHR	10		10		ns	
$\overline{RAS}$ to $\overline{CAS}$ precharge time	tRPC	5		5		ns	

DRAM MODULE

AC CHARACTERISTICS (0°C≤T_A≤70°C, V_{CC}=5.0V±10%. See notes 1,2.)


Test condition : V_{IH}/V_{IL}=2.4/0.8V, V_{OH}/V_{OL}=2.0/0.8V, Output loading CL=100pF

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C-B-R}}$ counter test)	t _{CPT}	20		20		ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		30		35	ns	3
Hyper page mode cycle time	t _{HPC}	25		30		ns	13
$\overline{\text{CAS}}$ precharge time(Hyper page cycle)	t _{CP}	8		10		ns	
$\overline{\text{RAS}}$ pulse width(Hyper page cycle)	t _{RASP}	50	200K	60	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	30		35		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time(C-B-R refresh)	t _{WRP}	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time(C-B-R refresh)	t _{WRH}	10		10		ns	
Output data hold time	t _{DOH}	5		5		ns	
Output buffer turn off delay from $\overline{\text{RAS}}$	t _{REZ}	3	13	3	15	ns	6,11,12
Output buffer turn off delay from $\overline{\text{W}}$	t _{WEZ}	3	13	3	15	ns	6,11
$\overline{\text{W}}$ to data delay	t _{WED}	15		15		ns	
$\overline{\text{W}}$ pulse width (Hyper Page Cycle)	t _{WPE}	5		5		ns	
Hold time $\overline{\text{CAS}}$ low to $\overline{\text{CAS}}$ high	t _{CLCH}	5		5		ns	14

NOTES


1. An initial pause of 200us is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the t_{RC}(max) limit insures that t_{RC}(max) can be met. t_{RC}(max) is specified as a reference point only. If t_{RC} is greater than the specified t_{RC}(max) limit, then access time is controlled exclusively by t_{CAC}.
5. Assumes that t_{RC}≥t_{RC}(max).
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
7. t_{WCS} is non-restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min), the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameter are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-write cycles.
10. Operation within the t_{RAD}(max) limit insures that t_{RC}(max) can be met. t_{RAD}(max) is specified as reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.
11. t_{CEZ}(max), t_{REZ}(max), t_{WEZ}(max) and t_{OEZ}(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
12. If $\overline{\text{RAS}}$ goes to high before $\overline{\text{CAS}}$ high going, the open circuit condition of the output is achieved by $\overline{\text{CAS}}$ high going. If $\overline{\text{CAS}}$ goes to high before $\overline{\text{RAS}}$ high going, the open circuit condition of the output is achieved by $\overline{\text{RAS}}$ high going.
13. t_{ASC}≥t_{CP} min
14. In order to hold the address latched by the first $\overline{\text{CAS}}$ going low, the parameter t_{CLCH} must be met.

READ CYCLE




WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



Don't care
Undefined


HYPER PAGE READ CYCLE



Don't care
Undefined

HYPER PAGE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE*


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, DIN = Don't care

DOUT = OPEN



$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE


NOTE : $\overline{\text{OE}}$, A = Don't care



Don't care
Undefined

* In RAS-only refresh cycle of 64Mb A-die & B-die, when $\overline{\text{CAS}}$ signal transits from Low to High, the valid data may be cut off.


HIDDEN REFRESH CYCLE (READ)



Don't care
Undefined


HIDDEN REFRESH CYCLE (WRITE)

NOTE : DOUT = OPEN



Don't care
Undefined


$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH COUNTER TEST CYCLE



NOTE : This timing diagram is applied to all devices besides 64M DRAM based modules.


$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ SELF REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



TEST MODE IN CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



Don't care


Undefined

DRAM MODULE


KMM5364005CK/CKG
KMM5364105CK/CKG

PACKAGE DIMENSIONS

Units : Inches (millimeters)




(Front view)



(Back view)

Gold & Solder Plating Lead



Tolerances : $\pm .005(.13)$ unless otherwise specified

NOTE : The used device are 4Mx4 EDO DRAM (SOJ & 300mil) & 4Mx4 Quad CAS with EDO DRAM (SOJ & 300mil)

DRAM Part No. : KMM5364005CK/CKG -- KM44C4004CK (300 mil) & KM44C4005CK (300mil)

KMM5364105CK/CKG -- KM44C4104CK (300 mil) & KM44C4105CK (300mil)

Revision History

Rev 0.0 : Aug. 1997