

Low Power 1M x 16Bit CMOS Dynamic RAM with EDO

DESCRIPTION

This is a family of 1,048,576 x 16 bit Extended Data Out CMOS DRAMs with low operating & self refresh voltage. Extended Data Out Mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage (+3.0V/+2.5V), access time (-60/-70), power consumption and package type(TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-ver. This 1Mx16 EDO Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as buffer memory or main memory unit for mobile system.

FEATURES

• Part Identification

Part No.	Operating Voltage	Self-Refresh Voltage(min)
K4E171613C-TL	3.0V	2.5V
K4E171613C-TN*		
K4E171614C-TL	2.5V	2.3V
K4E171614C-TN*		

* Extended temperature : -25°C to 85°C

• Active Power Dissipation

Unit : mW

Part No.	Speed	Operation Voltage	
		3.0V	2.5V
K4E171613C-TL(N)	-60	324	216
K4E171614C-TL(N)	-70	-	189

• Refresh Cycles


Part No.	Refresh period
K4E171613C-TL(N)	4K/128ms
K4E171614C-TL(N)	

• Performance Range

Speed	t _{TRC}	t _{CAC}	t _{RC}	t _{HPC}	Part No.
-60	60ns	17ns	104ns	25ns	K4E171613C-TL(N) K4E171614C-TL(N)
-70	70ns	20ns	124ns	30ns	K4E171614C-TL(N)

- Extended Data Out Mode operation
(Fast Page Mode with Extended Data Out)
- 2 $\overline{\text{CAS}}$ Byte/Word Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability
- Self-refresh bump capability(3.0V product)
- LVTTTL(3.0V/2.5V) compatible inputs and outputs
- Early Write or output enable controlled write
- Available in plastic TSOP(II) packages
- Single 3.0V+0.6V/-0.3V power supply (3.0V product)
- Single 2.5V±0.2V power supply (2.5V product)


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)

• K4E171613(4)C-TL(N)



(T : 400mil, 50(44) TSOP II)

Pin Name	Pin Function
A0 - A11	Address Inputs
DQ0 - 15	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
OE	Data Output Enable
Vcc	Power(3.0V)
	Power(2.5V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	K4E171613C-TL(N)	K4E171614C-TL(N)	Units
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-0.5 to +4.6	-0.5 to +3.6	V
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to +4.6	-0.5 to +3.6	V
Storage Temperature	Tstg	-55 to +150	-55 to +150	°C
Power Dissipation	Pd	1		W
Short Circuit Output Current	Ios	50		mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA = 0°C to 70°C, -25°C to 85°C)

Parameter	Symbol	Power	K4E171613C-TL(N)			K4E171614C-TL(N)			Units
			Min	Typ	Max	Min	Typ	Max	
Read Write Supply Voltage	Vcc	Don't care	2.7	3.0	3.6	2.3	2.5	2.7	V
Self Refresh Supply Voltage		L-ver	2.5	-	3.6	2.3	-	2.7	V
Ground	Vss	Don't care	0	0	0	0	0	0	V
Input High Voltage	V _{IH}	Don't care	2.0	-	Vcc+0.3 ^{*1}	1.8	-	Vcc+0.2 ^{*1}	V
Input Low Voltage	V _{IL}	Don't care	-0.3 ^{*2}	-	0.8	-0.2 ^{*2}	-	0.7	V

*1 : Vcc+1.1V/12ns(3.0V), Vcc+0.9V/10ns(2.5V), Pulse width is measured at Vcc.

*2 : -1.1V/12ns(3.0V), -0.9V/10ns(2.5V), Pulse width is measured at Vss.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Max	Parameter	Symbol	Min	Max	Units
K4E171613C-TL(N)	Input Leakage Current (Any input 0≤V _{IN} ≤V _{IN} +0.3V, all other input pins not under test=0 Volt)	I _{I(L)}	-5	5	uA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤Vcc)	I _{O(L)}	-5	5	uA
	Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	2.0	-	V
	Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.5	V
K4E171614C-TL(N)	Input Leakage Current (Any input 0≤V _{IN} ≤V _{IN} +0.3V, all other input pins not under test=0 Volt)	I _{I(L)}	-5	5	uA
	Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤Vcc)	I _{O(L)}	-5	5	uA
	Output High Voltage Level(I _{OH} =-2mA)	V _{OH}	1.7	-	V
	Output Low Voltage Level(I _{OL} =2mA)	V _{OL}	-	0.7	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Power	Speed	K4E171613C-TL(N)	K4E171614C-TL(N)	Units
I _{CC1}	Don't care	-60 -70	90 -	80 70	mA mA
I _{CC2}	Don't care	Don't care	1	0.5	mA
I _{CC3}	Don't care	-60 -70	90 -	80 70	mA mA
I _{CC4}	Don't care	-60 -70	100 -	90 80	mA mA
I _{CC5}	Don't care	Don't care	150	100	uA
I _{CC6}	Don't care	-60 -70	90 -	80 70	mA mA
I _{CC7}	Don't care	Don't care	220	200	uA
I _{CCS}	V _{CC} =3.6V	Don't care	150	-	uA
	V _{CC} =2.5V ^{*1}		100	-	uA
	V _{CC} =2.3V		-	100	uA

I_{CC1}^{*2} : Operating Current ($\overline{\text{RAS}}$ and $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, Address cycling @t_{RC}=min.)

I_{CC2} : Standby Current ($\overline{\text{RAS}}=\overline{\text{UCAS}}=\overline{\text{LCAS}}=\overline{\text{W}}=\text{V}_{\text{IH}}$)

I_{CC3}^{*2} : $\overline{\text{RAS}}$ -only Refresh Current ($\overline{\text{UCAS}}=\overline{\text{LCAS}}=\text{V}_{\text{IH}}$, $\overline{\text{RAS}}$, Address cycling @t_{RC}=min.)

I_{CC4}^{*2} : Hyper Page Mode Current ($\overline{\text{RAS}}=\text{V}_{\text{IL}}$, $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$, Address cycling @t_{HPC}=min.)

I_{CC5} : Standby Current ($\overline{\text{RAS}}=\overline{\text{UCAS}}=\overline{\text{LCAS}}=\overline{\text{W}}=\text{V}_{\text{CC}}-0.2\text{V}$)

I_{CC6}^{*2} : $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current ($\overline{\text{RAS}}$, $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}=0.2\text{V}$,

DQ=Don't care, T_{RC}=31.25us(4K/L-ver),

T_{RA}S=T_{RA}S_{min}-300ns

I_{CCS} : Self Refresh Current

$\overline{\text{RAS}}=\overline{\text{UCAS}}=\overline{\text{LCAS}}=\text{V}_{\text{IL}}$, $\overline{\text{W}}=\overline{\text{OE}}=\text{A}_0 \sim \text{A}_{11}=\text{V}_{\text{CC}}-0.2\text{V}$ or 0.2V,

DQ0 ~ DQ15=V_{CC}-0.2V, 0.2V or Open.

Note *1 : Self-Refresh bumping voltage(=Minimum voltage in self refresh mode)

Note *2 : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open.

I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6}, address can be changed maximum once while $\overline{\text{RAS}}=\text{V}_{\text{IL}}$. In I_{CC4}, address can be changed maximum once within one Hyper page mode cycle time, t_{HPC}.

CAPACITANCE ($T_A=25^\circ\text{C}$, V_{CC} @K4E171613C-TL(N) & @K4E171614C-TL(N), $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A11]	CIN1	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ15]	CDQ	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $-25^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$, See note 1,2)Test condition (K4E171613C-TL(N)) : $V_{CC}=3.0\text{V}+0.6\text{V}/-0.3\text{V}$, $V_{ih}/V_{il}=2.2\text{V}/0.6\text{V}$, $V_{oh}/V_{ol}=1.8\text{V}/1.0\text{V}$ Test condition (K4E171614C-TL(N)) : $V_{CC}=2.5\text{V} \pm 0.2\text{V}$, $V_{ih}/V_{il}=2.0\text{V}/0.6\text{V}$, $V_{oh}/V_{ol}=1.8\text{V}/0.6\text{V}$

Parameter	Symbol	-60 ^{*1}		-70 ^{*1}		Units	Notes
		Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	104		124		ns	
Read-modify-write cycle time	t _{RWC}	140		170		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		60		70	ns	3,4,10
Access time from $\overline{\text{CAS}}$	t _{CAC}		17		20	ns	3,4,5
Access time from column address	t _{AA}		30		35	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	t _{CLZ}	3		3		ns	3
Output buffer turn-off delay from $\overline{\text{CAS}}$	t _{CEZ}	3	15	3	20	ns	6,19
$\overline{\text{OE}}$ to output in Low-Z	t _{OLZ}	3		3		ns	3
Transition time (rise and fall)	t _T	2	50	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	40		50		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	60	10K	70	10K	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	17		20		ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	50		60		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	10	10K	15	10K	ns	18
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	43	20	50	ns	4
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	30	15	35	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		5		ns	
Row address set-up time	t _{ASR}	0		0		ns	
Row address hold time	t _{RAH}	10		10		ns	
Column address set-up time	t _{ASC}	0		0		ns	11
Column address hold time	t _{CAH}	10		15		ns	11
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	30		35		ns	
Read command set-up time	t _{RCS}	0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		ns	8
Write command hold time	t _{WCH}	10		15		ns	
Write command pulse width	t _{WP}	10		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	10		15		ns	14

*1 : K4E171613C-TL(N) supports -60 only and K4E171614C-TL(N) supports -60/-70.

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-60 ^{*1}		-70 ^{*1}		Units	Notes
		Min	Max	Min	Max		
Data set-up time	tDS	0		0		ns	9,17
Data hold time	tDH	10		15		ns	9,17
Refresh period (L-version)	tREF		128		128	ms	
Write command set-up time	twCS	0		0		ns	7
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tCWD	36		44		ns	7,13
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	trWD	79		94		ns	7
Column address $\overline{\text{W}}$ delay time	tAWD	49		59		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tCPWD	54		64		ns	7
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	5		5		ns	15
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		15		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	trPC	5		5		ns	
Access time from $\overline{\text{CAS}}$ precharge	tCPA		35		40	ns	3
Hyper Page mode cycle time	tHPC	25		30		ns	18
Hyper Page read-modify-write cycle time	tHPRWC	56		71		ns	18
$\overline{\text{CAS}}$ precharge time (Hyper Page cycle)	tCP	10		10		ns	12
$\overline{\text{RAS}}$ pulse width (Hyper Page cycle)	trASP	60	200K	70	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	trHCP	35		40		ns	
$\overline{\text{OE}}$ access time	toEA		15		20	ns	3
$\overline{\text{OE}}$ to data delay	toED	15		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toEZ	3	15	3	20	ns	6
$\overline{\text{OE}}$ command hold time	toEH	15		20		ns	
Output data hold time	tDOH	5		5		ns	
Output buffer turn off delay from $\overline{\text{RAS}}$	treZ	3	15	3	20	ns	6,19
Output buffer turn off delay from $\overline{\text{W}}$	tweZ	3	15	3	20	ns	6
$\overline{\text{W}}$ to data delay	twED	15		20		ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time	toCH	5		5		ns	
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	tCHO	5		5		ns	
$\overline{\text{OE}}$ precharge time	toEP	5		5		ns	
$\overline{\text{W}}$ pulse width (Hyper Page Cycle)	twPE	5		5		ns	
$\overline{\text{RAS}}$ pulse width ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	trASS	100		100		us	20,21,22
$\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	trPS	110		130		ns	20,21,22
$\overline{\text{CAS}}$ hold time ($\overline{\text{C}}$ - $\overline{\text{B}}$ - $\overline{\text{R}}$ self refresh)	tCHS	-50		-50		ns	20,21,22
Entrance Time to BUMP voltage	tENT	0		0		ns	23
Exit time from BUMP voltage	tEXT	256		256		ms	23
Voltage Transition time	tBMP	0.5		0.5		ms	23

*1 : K4E171613C-TL(N) supports -60 only and K4E171614C-TL(N) supports -60/-70.


NOTES

1. An initial pause of 200us is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. Input voltage levels are V_{ih}/V_{il} . $V_{ih}(\text{min})$ and $V_{il}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{ih}(\text{min})$ and $V_{il}(\text{max})$ and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 1 TTL 100pF(3.0V) and 50pF(2.5V) loads.
4. Operation within the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{oh} or V_{ol} .
7. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ and $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to $\overline{\text{CAS}}$ falling edge in early write cycles and to $\overline{\text{W}}$ falling edge in $\overline{\text{OE}}$ controlled write cycle and read-modify-write cycles.
10. Operation within the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. t_{ASC} , t_{CAH} are referenced to the earlier $\overline{\text{CAS}}$ falling edge.
12. t_{CP} is specified from the later $\overline{\text{CAS}}$ rising edge in the previous cycle to the earlier $\overline{\text{CAS}}$ falling edge in the next cycle.
13. t_{CWD} is referenced to the later $\overline{\text{CAS}}$ falling edge at word read-modify-write cycle.
14. t_{CWL} is specified from $\overline{\text{W}}$ falling edge to the earlier $\overline{\text{CAS}}$ rising edge.


K4E171613(4)C-TL(N) Truth Table

RAS	LCAS	UCAS	W	OE	DQ0 - DQ7	DQ8-DQ15	STATE
H	X	X	X	X	Hi-Z	Hi-Z	Standby
L	H	H	X	X	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	-	Byte Write
L	H	L	L	H	-	DQ-IN	Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	-

15. t_{CSR} is referenced to the earlier $\overline{CAS}$ falling edge before $\overline{RAS}$ transition low.
16. t_{CHR} is referenced to the later $\overline{CAS}$ rising edge after $\overline{RAS}$ transition low.




17. t_{DS} , t_{DH} is independently specified for lower byte DQ(0-7), upper byte DQ(8-15).
18. $t_{ASC} \geq 6ns$, Assume $t_r = 2.0ns$.
19. If $\overline{RAS}$ goes to high before $\overline{CAS}$ high going, the open circuit condition of the output is achieved by $\overline{CAS}$ high going.
If $\overline{CAS}$ goes to high before $\overline{RAS}$ high going, the open circuit condition of the output is achieved by $\overline{RAS}$ high going.
20. If $t_{RASS} \geq 100\mu s$, then $\overline{RAS}$ precharge time must use t_{RPS} instead of t_{RP} .
21. For $\overline{RAS}$ -only refresh and burst $\overline{CAS}$ -before- $\overline{RAS}$ refresh mode, 4096(4K) cycles of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.
22. For distributed $\overline{CAS}$ -before- $\overline{RAS}$ with 15.6 μs interval, $\overline{CAS}$ -before- $\overline{RAS}$ refresh should be executed with in 15.6 μs immediately before and after self refresh in order to meet refresh specification.
23. In case of Self Refresh Bump Mode, the V_{CC} can be forced down to 2.5V(at K4E171613C-TL(N)).
The whole operation can be achieved by following timing diagram.



$\overline{OE}$, $\overline{W}$, A = Don't care
DQ0~DQ15=Hi-Z


 Don't care

WORD READ CYCLE




LOWER BYTE READ CYCLE

NOTE : DIN = OPEN



UPPER BYTE READ CYCLE


NOTE : DIN = OPEN



Don't care
Undefined


WORD WRITE CYCLE (EARLY WRITE)

NOTE : Dout = OPEN



LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



Don't care
Undefined


UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




WORD WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)

NOTE : DOUT = OPEN



LOWER BYTE WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)


NOTE : DOUT = OPEN



Don't care
Undefined


UPPER BYTE WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)

NOTE : DOUT = OPEN




Don't care
Undefined

WORD READ - MODIFY - WRITE CYCLE




Don't care
Undefined

LOWER-BYTE READ - MODIFY - WRITE CYCLE




UPPER-BYTE READ - MODIFY - WRITE CYCLE



Don't care
Undefined

HYPER PAGE MODE WORD READ CYCLE



[illegible]

 Don't care

 Undefined

The diagram illustrates the timing relationships between several control and data signals during memory operations. The signals shown are:

- RAS**: Row Address Strobe, active low.
- UCAS**: Universal Chip Address Strobe, active low.
- LCAS**: Local Chip Address Strobe, active low.
- A**: Address bus, showing ROW ADDR and COLUMN ADDRESS phases.
- W**: Write Enable, active low.
- OE**: Output Enable, active low.
- DQ0 ~ DQ7**: Data bus for odd-numbered bytes, shown as OPEN (high impedance).
- DQ8 ~ DQ15**: Data bus for even-numbered bytes, showing VALID DATA-OUT periods.


Key timing parameters labeled include:

- tRASP**: RAS pulse width.
- tCSH**: UCAS setup time before RAS.
- tHPC**: UCAS hold time after RAS.
- tTCP**: UCAS-to-RAS delay.
- tCAS**: Column Access Strobe delay.
- tRPC**: RAS precharge time.
- tRAD**: Row Address Delay.
- tASR**: Address Setup Time.
- tRAH**: Address Hold Time.
- tASC**: Address Setup Time.
- tCAH**: Address Hold Time.
- tTAA**: Turnaround Time After Access.
- tCPA**: Command Precharge After Access.
- tCAC**: Command After Access.
- tTOEA**: Output Enable Delay After Access.
- tTOCH**: Output Enable Delay Before Access.
- tTOEP**: Output Enable Pulse Width.
- tTRP**: RAS Precharge Time.
- tRRH**: RAS Return High Time.
- tRAL**: RAS Low Time.
- tTREZ**: RAS Transition Time.
- tOLZ**: Output Load Time.
- tCLZ**: Output Load Time.
- tDOH**: Data Output Hold Time.
- tOEZ**: Output Enable Delay After Access.

■ Undefined

HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



Don't care
Undefined

HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



Don't care
Undefined


HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




Don't care
Undefined


HYPER PAGE MODE WORD READ - MODIFY - WRITE CYCLE




HYPER PAGE MODE LOWER BYTE READ - MODIFY - WRITE CYCLE



HYPER PAGE MODE UPPER BYTE READ - MODIFY - WRITE CYCLE




HYPER PAGE READ AND WRITE MIXED CYCLE



RAS - ONLY REFRESH CYCLE


NOTE : $\overline{W}$, $\overline{OE}$, DIN = Don't care

DOUT = OPEN




CAS - BEFORE - RAS REFRESH CYCLE

NOTE : $\overline{OE}$, A = Don't care



Don't care
Undefined


HIDDEN REFRESH CYCLE (READ)



Don't care
Undefined


HIDDEN REFRESH CYCLE (WRITE)

NOTE : DOUT = OPEN



CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE : OE , A = Don't care



Don't care
Undefined

50(44) TSOP(II) 400mil

Units : Inches (millimeters)

