128Mbit DDR SDRAM

1M x 32Bit x 4 Banks

Double Data Rate Synchronous RAM
with Bi-directional Data Strobe and DLL

Revision 0.3 June 2000

Samsung Electronics reserves the right to change products or specification without notice.



Revision History

Revision 0.3 (June 8, 2000)

• Removed Block Write function

Revision 0.2 (April 10, 2000)

• Separted tRCD into tRCDRD and tRCDWR

- tRCDRD: Row to Colum delay for READ - tRCDWR: Row to Colum delay at WRITE

Revision 0.1 (March 16, 2000)

- Define the spec based on Vdd&Vddq=2.5V
- Maximum target frequency upto 250MHz@CL4
- Removed Write Interrupt by Read function

Revision 0.0 (December 27, 1999) - Target Spec

• Defined Target Specification



K4D263238M

1M x 32Bit x 4 Banks Double Data Rate Synchronous RAM with Bi-directional Data Strobe and DLL

FEATURES

- 2.5V ±5% power supply for device operation
- 2.5V ±5% power supply for I/O interface
- SSTL_2 compatible inputs/outputs
- · 4 banks operation
- MRS cycle with address key programs
 - -. Read latency 3,4 (clock)
 - -. Burst length (2, 4, 8 and Full page)
 - -. Burst type (sequential & interleave)
- Full page burst length for sequential burst type only
- Start address of the full page burst should be even
- All inputs except data & DM are sampled at the positive going edge of the system clock
- · Differential clock input
- Data I/O transactions on both edges of Data strobe
- DLL aligns DQ and DQS transitions with Clock transition

- Edge aligned data & data strobe output
- · Center aligned data & data strobe input
- · DM for write masking only
- · Auto & Self refresh
- 16ms refresh period (4K cycle)
- 100pin TQFP package
- Maximum clock frequency up to 250MHz
- · Maximum data rate up to 500Mbps/pin

ORDERING INFORMATION

Part NO.	Max Freq.	Max Data Rate	Interface	Package
K4D263238M-QC40	250MHz	500Mbps/pin		
K4D263238M-QC45	222MHz	444Mbps/pin		
K4D263238M-QC50	200MHz 400Mbps/pin		SSTL_2	100 TQFP
K4D263238M-QC55	183MHz	83MHz 366Mbps/pin		
K4D263238M-QC60	166MHz	333Mbps/pin		


GENERAL DESCRIPTION

FOR 1M x 32Bit x 4 Bank DDR SDRAM

The K4D263238 is 134,217,728 bits of hyper synchronous data rate Dynamic RAM organized as 4 x 1,048,576 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up to 2.0GB/s/chip. I/O transactions are possible on both edges of the clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the device to be useful for a variety of high performance memory system applications.



PIN CONFIGURATION (Top View)



PIN DESCRIPTION

CK, CK	Differential Clock Input	BA0, BA1	Bank Select Address
CKE	Clock Enable	A0 ~A11	Address Input
CS	Chip Select	DQ0 ~ DQ31	Data Input/Output
RAS	Row Address Strobe	VDD	Power
CAS	Column Address Strobe	Vss	Ground
WE	Write Enable	VDDQ	Power for DQ's
DQS	Data Strobe	Vssq	Ground for DQ's
DMi	Data Mask	MCL	Must Connect Low
RFU	Reserved for Future Use		




INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Symbol	Туре	Function
СК, СК *1	Input	The differential system clock Input. All of the inputs are sampled on the rising edge of the clock except DQ's and DM's that are sampled on both edges of the DQS.
CKE	Input	Activates the CK signal when high and deactivates the CK signal when low. By deactivating the clock, CKE low indicates the Power down mode or Self refresh mode.
CS	Input	CS enables the command decoder when low and disabled the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
RAS	Input	Latches row addresses on the positive going edge of the CK with RAS low. Enables row access & precharge.
CAS	Input	Latches column addresses on the positive going edge of the CK with CAS low. Enables column access.
WE	Input	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQS	Input/Output	Data input and output are synchronized with both edge of DQS.
DMo ~ DM3	Input	Data In mask. Data In is masked by DM Latency=0 when DM is high in burst write. DMo for DQ0 ~ DQ7, DM1 for DQ8 ~ DQ15, DM2 for DQ16 ~ DQ23, DM3 for DQ24 ~ DQ31.
DQ0 ~ DQ31	Input/Output	Data inputs/Outputs are multiplexed on the same pins.
BA0, BA1	Input	Selects which bank is to be active.
A0 ~ A11	Input	Row/Column addresses are multiplexed on the same pins. Row addresses: RA0 ~ RA11, Column addresses: CA0 ~ CA7. Column address CA8 is used for auto precharge.
VDD/VSS	Power Supply	Power and ground for the input buffers and core logic.
VDDQ/VSSQ	Power Supply	Isolated power supply and ground for the output buffers to provide improved noise immunity.
VREF	Power Supply	Reference voltage for inputs, used for SSTL interface.
MCL	Must Connect Low	Must connect Low

^{*1 :} The timing reference point for the differential clocking is the cross point of CK and $\overline{\text{CK}}$. For any applications using the single ended clocking, apply VREF to $\overline{\text{CK}}$ pin.



BLOCK DIAGRAM (1Mbit x 32I/O x 4 Bank)






FUNCTIONAL DESCRIPTION

• Power-Up Sequence

DDR SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.


- 1. Apply power and keep CKE at low state (All other inputs may be undefined)
 - Apply VDD before VDDQ.
 - Apply VDDQ before VREF & VTT
- 2. Start clock and maintain stable condition for minimum 200us.
- 3. The minimum of 200us after stable power and clock(CK,CK), apply NOP and take CKE to be high.
- 4. Issue precharge command for all banks of the device.
- 5. Issue a EMRS command to enable DLL
- *1 6. Issue a MRS command to reset DLL. The additional 200 clock cycles are required to lock the DLL.
- *1,2 7. Issue precharge command for all banks of the device.
 - 8. Issue at least 2 or more auto-refresh commands.
 - 9. Issue a mode register set command with A8 to low to initialize the mode register.
 - *1 Every "DLL Enable" command resets DLL. Therefore sequence 6 can be skipped during power-up. Instead of it, the additional 200cycles of clock input is required to lock the DLL after enabling DLL.
 - *2 Sequence of 6&7 is regardless of the order.






MODE REGISTER SET(MRS)

The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs CAS latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper operation. The mode register is written by asserting low on CS, RAS, CAS and WE(The DDR SDRAM should be in active mode with CKE already high prior to writing into the mode register). The state of address pins A0 ~ A11 and BA0, BA1 in the same cycle as CS, RAS, CAS and WE going low is written in the mode register. Minimum two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0 ~ A2, addressing mode uses A3, CAS latency(read latency from column address) uses A4 ~ A6. A7 is used for test mode. A8 is used for DLL reset. A7,A8, BA0 and BA1 must be set to low for normal MRS operation. Refer to the table for specific codes for various burst length, addressing modes and CAS latencies.






- *1 : MRS can be issued only at all banks precharge state.
- *2: Minimum tRP is required to issue MRS command.



EXTENDED MODE REGISTER SET(EMRS)

The extended mode register stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on CS, RAS, CAS, WE and high on BA0(The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0, A2 ~ A5, A7 ~ A10 and BA1 in the same cycle as CS, RAS, CAS and WE going low are written in the extended mode register. A1 and A6 are used for setting driver strength to weak or matched impedance. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. All the other address pins except A0,A1,A6 and BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.



^{*} RFU(Reserved for future use) should stay "0" during EMRS cycle.

Figure 7. Extend Mode Register set



BURST MODE OPERATION


Burst mode operation is used to provide a constant flow of data to memory locations(write cycle), or from memory locations(read cycle). There are two parameters that define how the burst mode operates. These parameters including burst sequence and burst length are programmable and determined by address bits A0 ~ A3 during the Mode Register Set command. The burst type is used to define the sequence in which the burst data will be delivered or stored to the DDR SDRAM. Two types of burst sequences are supported, sequential and interleaved. See the below table. The burst length controls the number of bits that will be output after a read command, or the number of bits to be input after a write command. The burst length can be programmed to have values of 2, 4, 8 or Full page. For the full page operation, the starting address must be an even number and burst is wrap-around at the end of burst.

BURST LENGTH AND SEQUENCE

Burst Length	Starting Address(A2, A1, A0)	Sequential Mode	Interleave Mode	
2	xx0	0, 1	0, 1	
2	xx1	1, 0	1, 0	
	x00	0, 1, 2, 3	0, 1, 2, 3	
4	x01	1, 2, 3, 0	1, 0, 3, 2	
4	x10	2, 3, 0, 1	2, 3, 0, 1	
	x11	3, 0, 1, 2	3, 2, 1, 0	
	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	
	001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6	
	010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5	
8	011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4	
0	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	
	101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2	
	110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1	
	111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0	

BANK ACTIVATION COMMAND


The Bank Activation command is issued by holding CAS and WE high with CS and RAS low at the rising edge of the clock. The DDR SDRAM has four independent Banks, so two Bank Select addresses(BA0, BA1) are supported. The Bank Activation command must be applied before any Read or Write operation is executed. The delay from the Bank Activation command to the first read or write command must meet or exceed the minimum of RAS to CAS delay time(trcdrad/trcdwr min). Once a bank has been activated, it must be precharged before another Bank Activation command can be applied to the same bank. The minimum time interval between interleaved Bank Activation commands(Bank A to Bank B and vice versa) is the Bank to Bank delay time(trrd min).






BURST READ OPERATION

Burst Read operation in DDR SDRAM is in the same manner as the current SDRAM such that the Burst read command is issued by asserting CS and CAS low while holding RAS and WE high at the rising edge of the clock after tRCD from the bank activation. The address inputs (A0~A7) determine the starting address for the Burst. The Mode Register sets type of burst(sequential or interleave) and burst length(2, 4, 8, Full page). The first output data is available after the CAS Latency from the READ command, and the consecutive data are presented on the falling and rising edge of Data Strobe adopted by DDR SDRAM until the burst length is completed.



BURST WRITE OPERATION

The Burst Write command is issued by having \overline{CS} , \overline{CAS} , and \overline{WE} low while holding \overline{RAS} high at the rising edge of the clock. The address inputs determine the starting column address. There is no real write latency required for burst write cycle. The first data for burst write cycle must be applied at the first rising edge of the data strobe enabled after tDQSS from the rising edge of the clock that the write command is issued. The remaining data inputs must be supplied on each subsequent falling and rising edge of Data Strobe until the burst length is completed. When the burst has been finished, any additional data supplied to the DQ pins will be ignored.






BURST INTERRUPTION


Read Interrupted by a Read

A Burst Read can be interrupted before completion of the burst by new Read command of any bank. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. The data from the first Read command continues to appear on the outputs until the CAS latency from the interrupting Read command is satisfied. At this point the data from the interrupting Read command appears. Read to Read interval is minimum 1 tck.



Read Interrupted by Burst stop & a Write


To interrupt a burst read with a write command, Burst stop command must be asserted to avoid data contention on the I/O bus by placing the DQ's(Output drivers) in a high impedance state at least one clock cycle before the Write Command is initiated.






Read Interrupted by a Precharge

A Burst Read operation can be interrupted by precharge of the same bank. The minimum 1 clock cycle is required for the read to precharge interval. A precharge command to output disable latency is equivalent to the CAS latency.



Write Interrupted by a Write

A Burst Write can be interrupted before completion of the burst by the new Write Command, with the only restriction being that the interval that separates the commands must be at least one clock cycle. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.




Write Interrupted by a Read & DM

Write Interrupted by a Read function is not supported . Thus Burst Write can not be interrupted by Read command & DM

Write Interrupted by a Precharge & DM


A Burst Write operation can be interrupted before completion of the burst by a precharge of the same bank. A Write Recovery time(tWR) is required before a Precharge command to finish the Write operation. When Precharge command is asserted, any residual data from the burst write cycle must be masked by DM.





BURST STOP COMMAND


The Burst stop command is initiated by having RAS and CAS high with CS and WE low at the rising edge of the clock only . The Burst Stop command has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. When the Burst Stop command is issued during a burst read cycle, both the data and DQS(Data Strobe) go to a high impedance state after a delay which is equal to the CAS Latency set in the Mode Register. The Burst Stop command, however, is not supported during a write burst operation.



DM FUNCTION

The DDR SDRAM has a Data mask function that can be used in conjunction with data Write cycle only, not Read cycle. When the Data Mask is activated (DM high) during write operation the write data is masked immediately(DM to Data-mask Latency is zero).

DM must be issued at the rising edge or the falling edge of Data Strobe instead of a clock edge.






AUTO-PRECHARGE OPERATION

The Auto precharge command can be issued by having column address As High when a Read or a Write command is asserted into the DDR SDRAM. If As is low when Read or Write command is issued, then normal Read or Write burst operation is asserted and the bank remains active after the completion of the burst sequence. When the Auto precharge command is activated, the active bank automatically begins to precharge at the earliest possible moment during read or write cycle after tras(min) is satisfied.

Read with Auto Precharge

If a Read with Auto-precharge command is initiated, the DDR SDRAM automatically starts the precharge operation on BL/2 clock later from a Read with Auto-Precharge command when tRAS(min) is satisfied. If not, the start point of precharge operation will be delayed until tRAS(min) is satisfied. Once the precharge operation has started the bank cannot be reactivated and the new command can not be asserted until the Precharge time(tRP) has been satisfied.



When the Read with Auto precharge command is issued, new command can be asserted at T4,T5 and T6 respectively as follows.


Asserted		For same Bank		For Different Bank			
command	4	5	6	4	5	6	
READ	READ + No AP ^{*1}	READ+ No AP	Illegal	Legal	Legal	Legal	
READ+AP	READ + AP	READ + Illegal Legal		Legal	Legal	Legal	
Active	Illegal	Illegal	Illegal	Legal	Legal	Legal	
Precharge	Legal	Legal	Illegal	Legal	Legal	Legal	

^{*1 :} AP = Auto Precharge



Write with Auto Precharge

If A8 is high when Write command is issued, the write with Auto-Precharge function is performed. Any new command to the same bank should not be issued until the internal precharge is completed. The internal precharge begins after keeping tWR(min).



PRECHARGE COMMAND

The precharge command is used to precharge or close a bank that has been activated. The precharge command is issued when CS, RAS and WE are low and CAS is high at the rising edge of the clock, CK. The precharge command can be used to precharge each bank respectively or all banks simultaneously. The Bank select addresses(BA0, BA1) are used to define which bank is precharged when the command is initiated. For write cycle, tWR(min.) must be satisfied from the start of the last burst write cycle until the precharge command can be issued. After tRP from the precharge, an active command to the same bank can be initiated.


< Bank Selection for Precharge by Bank address bits >

A8/AP	BA1	BA ₀	Precharge
0	0	0	Bank A Only
0	0	1	Bank B Only
0	1	0	Bank C Only
0	1	1	Bank D Only
1	X	Х	All Banks




AUTO REFRESH

An Auto Refresh command is issued by having \overline{CS} , \overline{RAS} and \overline{CAS} held low with CKE and \overline{WE} high at the rising edge of the clock, CK. All banks must be precharged and idle for a tRP(min) before the Auto Refresh command is applied. No control of the external address pins is required once this cycle has started because of the internal address counter. When the refresh cycle has completed, all banks will be in the idle state. A delay between the Auto Refresh command and the next Activate Command or subsequent Auto Refresh Command must be greater than or equal to the tRFC(min).



SELF REFRESH


A self refresh command is defined by having $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and CKE held low with $\overline{\text{WE}}$ high at the rising edge of the clock(CK). Once the self refresh command is initiated, CKE must be held low to keep the device in self refresh mode. During the self refresh operation, all inputs except CKE are ignored. The clock is internally disabled during self refresh operation to reduce power consumption. The self refresh is exited by supplying stable clock input before returning CKE high, asserting deselect or NOP command and then asserting CKE high for longer than tXSR for locking of DLL.





POWER DOWN MODE

The power down is entered when CKE Low,and exited when CKE High. Once the power down mode is initiated, all of the receiver circuits except CK and CKE are gated off to reduce power consumption. The all banks should be in idle state prior to entering the precharge power down mode and CKE should be set high at least 1tCK+tlS prior to Row active command. During power down mode, refresh operations cannot be performed, therefore the device cannot remain in power down mode longer than the refresh period(tREF) of the device.





SIMPLIFIED TRUTH TABLE

COMMAND			CKEn-1	CKEn	cs	RAS	CAS	WE	DM	BA 0,1	As/AP	A11~A9,A7~A0	Note
Dogistor	Extended Mo	de Register	Н	Х	L	L	L	L	Х	OP CODE		CODE	1, 2
Register	Mode Regist	Mode Register Set			L	L	L	L	Х		OP CODE		
	Auto Refresh	1		Н									3
Refresh		Entry	- H	L	L	L	L	Н	Х			X	3
Keiresn	Self Refresh	Exit	,	Н	L	Н	Н	Н	Х			X	3
		EXIL	L		Н	Х	Х	Х	^			^	3
Bank Active & Rov	v Addr.		Н	Х	L	L	Н	Н	Х	V	Ro	w Address	
Read &	Auto Prechai	rge Disable			L	Н	L		Х	V	L	Column	4
Column Address	Auto Prechai	rge Enable		H X			_	Н	_ ^	V	Н	Address	4
Write &	Auto Prechai	rge Disable	Н	Х		Н		L	Х	V	L	Column	4
Column Address	Auto Prechai	rge Enable		^	L		L	_	^	V	Н	Address	4, 6
Burst Stop			Н	Х	L	Н	Н	L	Х	X		7	
Precharge	Bank Selection	on	- H	ı X	L	L	Н	L	Х	V	L	Х	
Frecharge	All Banks		1 "		_	_	11	L	^	Х	н		5
		Entry	Н	L	Н	Х	Х	Х	Х				
Active Power Dow	n	Entry			L	V	V	V	^	X			
		Exit	L	Н	Χ	Х	Х	Х	Х				
		Entry	Н	L	Н	Х	Х	Х	Х				
Precharge Power I	Down Mode	Lilliy	''	_	L	Н	Н	Н	^	x			
r recharge r ower i	Jown Wode	Exit	L	Н	Н	Х	Х	Х	Х			^	
EXIL		LXII	_	Н	L	Н	Н	Н	^				
DM			Н			Х			V			X	8
No Operation Com	mand		ш	Х	Н	Х	Х	Х	Х			Υ	
No Operation Com	iiiiallu		Н	_ ^	L	Н	Н	Н	^	X			

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Note: 1. OP Code: Operand Code.

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@EMRS/MRS)

2. EMRS/MRS can be issued only at all banks precharge state.

A new command can be issued after 2 clock cycle of EMRS/MRS

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.



K4D263238M

- 4. BA0 ~ BA1: Bank select addresses.
 - If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
 - If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected.
 - If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected.
 - If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
- 5. If A8/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

6. During burst write with auto precharge, new read/write command can not be issued.

- Another bank read/write command can be issued after the end of burst.
- New row active of the associated bank can be issued at tRP after the end of burst.
- 7. Burst stop command is valid at every burst length.
- 8. DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).



FUNCTION TRUTH TABLE

Current State	cs	RAS	CAS	WE	Address	Command	Action
IDLE	Н	Х	Х	Х	Х	DESEL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	TERM	NOP
	L	Н	L	Х	BA, CA, A8	READ/WRITE	ILLEGAL*2
	L	L	Н	Н	BA, RA	ACT	Bank Active, Latch RA
	L	L	Н	L	BA, A8	PRE/PREA	NOP*4
	L	L	L	Н	Х	REFA	AUTO-Refresh*5
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode Register Set*5
ROW ACTIVE	Ι	Х	Х	Х	X	DESEL	NOP
	L	Н	Н	Η	X	NOP	NOP
	L	Н	Н	L	X	TERM	NOP
	Г	Н	L	Н	BA, CA, A8	READ/READA	Begin Read, Latch CA, Determine Auto-Precharge
	L	Н	L	L	BA, CA, A8	WRITE/WRITEA	Begin Write, Latch CA, Determine Auto-Precharge
	L	L	Н	Η	BA, RA	ACT	ILLEGAL*2
	L	L	Н	L	BA, A8	PRE/PREA	Precharge/Precharge All
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
READ	Н	Х	Х	Х	X	DESEL	NOP(Continue Burst to END)
	L	Н	Н	Н	X	NOP	NOP(Continue Burst to END)
	L	Н	Н	L	X	TERM	Terminate Burst
	L	Н	L	Н	BA, CA, A8	READ/READA	Terminate Burst, Latch CA, Begin New Read, Determine Auto-Precharge*3
	L	Н	L	L	BA, CA, A8	WRITE/WRITEA	ILLEGAL
	L	L	Н	Н	BA, RA	ACT	ILLEGAL*2
	L	L	Н	L	BA, A8	PRE/PREA	Terminate Burst, Precharge
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



FUNCTION TRUTH TABLE(continued)

Current State	cs	RAS	CAS	WE	Address	Command	Action
WRITE	Н	Х	Х	Х	Х	DESEL	NOP(Continue Burst END)
	L	Н	Н	Н	X	NOP	NOP(Continue Burst END)
	L	Н	Н	L	X	TERM	ILLEGAL
	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL
	L	Η	L	L	BA, CA, A8	WRITE/WRITEA	Terminate Burst, Latch CA, Begin new Write, Determine Auto- Precharge*3
	L	L	Ι	Ι	BA, RA	ACT	ILLEGAL*2
	L	L	Н	L	BA, A8	PRE/PREA	Terminate Burst With DM=High, Precharge
	Г	Г	L	Н	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
READ with AUTO	Н	Х	Х	Х	Х	DESEL	NOP(Continue Burst END)
PRECHARGE	L	Н	Н	Н	X	NOP	NOP(Continue Burst END)
	Ш	Η	Н	L	X	TERM	ILLEGAL
	Г	Η	L	Х	BA, CA, A8	READ/WRITE	ILLEGAL*2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL*2
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL*2
	L	L	L	Н	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
WRITE with AUTO	Н	Χ	Χ	Χ	X	DESEL	NOP(Continue Burst to END)
RECHARGE	L	Н	Н	Н	X	NOP	NOP(Continue Burst to END)
	L	Н	Н	L	Х	TERM	ILLEGAL
	L	Н	L	Х	BA, CA, A8	READ/WRITE	ILLEGAL*2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL*2
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL*2
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



FUNCTION TRUTH TABLE(continued)

Current State	cs	RAS	CAS	WE	Address	Command	Action
PRE-	Н	Х	Χ	Х	X	DESEL	NOP(Idle after tRP)
CHARGING	┙	Н	Н	Ι	X	NOP	NOP(Idle after tRP)
	L	Н	Н	L	X	TERM	NOP
	L	Н	L	Х	BA, CA, A8	READ/WRITE	ILLEGAL*2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL*2
	L	L	Н	L	BA, A8	PRE/PREA	NOP*4(Idle after tRP)
	L	L	L	Н	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
ROW	Н	Х	Х	Х	Х	DESEL	NOP(ROW Active after tRCD)
ACTIVATING	L	Н	Н	Н	X	NOP	NOP(ROW Active after tRCD)
	L	Н	Н	L	Х	TERM	NOP
	L	Н	L	Х	BA, CA, A8	READ/WRITE	ILLEGAL*2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL*2
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL*2
	L	L	L	Н	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL



FUNCTION TRUTH TABLE(continued)

Current State	cs	RAS	CAS	WE	Address	Command	Action
WRITE	Н	Х	Х	Х	Х	DESEL	NOP
RECOVERING	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	TERM	NOP
	L	Н	L	Н	BA, CA, A8	READ	ILLEGAL*2
	L	Н	L	L	BA, CA, A8	WRITE/WRITEA	New Write, Determine AP.
	L	L	Н	Н	BA, RA	ACT	ILLEGAL*2
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL*2
	L	Ш	Ш	Η	X	REFA	ILLEGAL
	L	Ш	Ш	L	Op-Code, Mode-Add	MRS	ILLEGAL
RE-	Η	Χ	Χ	Χ	X	DESEL	NOP(Idle after tRP)
FRESHING	┙	Ι	Ι	Η	X	NOP	NOP(Idle after tRP)
	L	Н	Н	L	X	TERM	NOP
	L	Н	L	Х	BA, CA, A8	READ/WRITE	ILLEGAL
	L	L	Н	Н	BA, RA	ACT	ILLEGAL
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

ABBREVIATIONS:

H=High Level, L=Low level, V=Valid, X=Don't Care

BA=Bank Address, RA=Row Address, CA=Column Address, NOP=No Operation

Note:

- 1. All entries assume that CKE was High during the preceding clock cycle and the current clock cycle.
- 2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, write recovery requirements.
- 4. NOP to bank precharging or in idle sate. May precharge bank indicated by BA.
- 5. ILLEGAL if any bank is not idle.
- 6. Same Bank's previous Auto precharge will not be performed. But if Bank is different, previous Auto precharge will be performed.

ILLEGAL = Device operation and/or data-integrity are not guaranteed.



FUNCTION TRUTH TABLE for CKE

Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Add	Action
SELF-	Н	Х	Х	Х	Х	Х	Х	INVALID
REFRESHING	L	Н	Н	Χ	Χ	Х	Х	Exit Self-Refresh*1
	L	Н	L	Н	Н	Н	Х	Exit Self-Refresh*1
	L	Н	L	Η	Н	L	X	ILLEGAL
	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Χ	Х	Х	Х	NOP(Maintain Self-Refresh)
Both Bank	Н	Χ	Х	Χ	Χ	Х	Х	INVALID
Precharge POWER	L	Н	Н	Х	Х	Х	Х	Exit Power Down*2
DOWN	L	Н	L	Н	Н	Н	Х	Exit Power Down*2
	L	Н	L	Н	Н	L	Х	ILLEGAL
	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP(Maintain Power Down)
ALL BANKS	Н	Н	Х	Х	Х	Х	Х	Refer to Function True Table
IDLE	Н	L	Н	Χ	Х	Х	Х	Enter Power Down*3
	Н	L	L	Н	Н	Н	Х	Enter Power Down*3
	Н	L	L	Η	Н	L	Х	ILLEGAL
	Н	L	L	Н	L	Х	Х	ILLEGAL
	Н	L	L	L	Н	Н	RA	Row (& Bank) Active
	Н	L	L	L	L	Н	Χ	Enter Self-Refresh*3
	Н	L	L	L	L	L	OP Code	Mode Register Access
	L	Χ	Х	Χ	Х	Х	Χ	Refer to Current State=Power Down
Any State	Н	Н	Х	Χ	Х	Х	Х	Refer to Function True Table
other than	Н	L	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle*4
listed above	L	Н	Х	Χ	Х	Х	Х	Exit Clock Suspend next cycle*4
	L	L	Х	Χ	Χ	Х	Х	Maintain Clock Suspend

ABBREVIATIONS:


H=High Level, L=Low level, X=Don't Care

Note:

- 1. After CKE's low to high transition to exist self refresh mode. And a time of tRC(min) has to be elapse after CKE's low to high transition to issue a new command.
- 2. CKE low to high transition is asynchronous as if restarts internal clock.
 - A minimum setup time "tSS + one clock" must be satisfied before any command other than exit.
- 3. Power-down and self refresh can be entered only from the all banks idle state.
- 4. Must be a legal command.



SIMPLIFIED STATE DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 3.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 3.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	PD	2.0	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

POWER & DC OPERATING CONDITIONS(SSTL_2 In/Out)

Recommended operating conditions(Voltage referenced to Vss=0V, Ta=0 to 65°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Device Supply voltage	Vdd	2.375	2.50	2.625	V	1
Output Supply voltage	VDDQ	2.375	2.50	2.625	V	1
Reference voltage	VREF	0.49*VDDQ	-	0.51*VDDQ	V	2
Termination voltage	Vtt	VREF-0.04	VREF	REF VREF+0.04		3
Input logic high voltage	ViH	VREF+0.15	-	VDDQ+0.30	V	
Input logic low voltage	VIL	-0.30	-	VREF-0.15	V	4
Output logic high voltage	Voн	Vtt+0.76	-	-	V	Iон=-15.2mA
Output logic low voltage	Vol	-	-	Vtt-0.76	V	IOL=+15.2mA
Input leakage current	lıL	-5	-	5	uA	5
Output leakage current	loL	-5	-	5	uA	5

Note: 1. Under all conditions VDDQ must be less than or equal to VDD.

- 2. VREF is expected to equal 0.50*VDDQ of the transmitting device and to track variations in the DC level of the same. Peak to peak noise on the VREF may not exceed ± 2% of the DC value. Thus, from 0.50*VDDQ, VREF is allowed ± 25mV for DC error and an additional ±25mV for AC noise.
- 3. Vtt of the transmitting device must track $\ensuremath{\mathsf{VREF}}$ of the receiving device.
- 4. VIL(min.)= -1.5V AC(pulse width \leq 5ns).
- 5. For any pin under test input of 0V ≤ VIN ≤ VDD+0.3V is acceptable. For all other pins that are not under test VIN=0V.



DC CHARACTERISTICS

Recommended operating conditions Unless Otherwise Noted, TA=0 to 65°C)

Demonstra	0	Total Constitution		,	Unit	Mada			
Parameter	Symbol	Test Condition	-40	-40 -45 -50		-55	-60	Unit	Note
Operating Current (One Bank Active)	ICC1	Burst Lenth=2 tRc ≥ tRc(min) IoL=0mA, tcc= tcc(min)	TBD	TBD	TBD	TBD	TBD	mA	1
Precharge Standby Current in Power-down mode	ICC2P	CKE ≤ VIL(max), tcc= tcc(min) TBD						mA	
Precharge Standby Current in Non Power-down mode	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc= tcc(min). Input signals are changed once per clock cycle.					mA		
Active Standby Current power-down mode	Ісс3Р	CKE ≤ VIL(max), tcc= tcc(min) TBD						mA	
Active Standby Current in in Non Power-down mode	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc= tcc(min) .Input signals are changed once per clock cycle.		TBD			mA		
Operating Current (Burst Mode)	ICC4	IOL=0mA ,tcc= tcc(min), Page Burst, All Banks activated. tccD=2 tck	TBD	TBD	TBD	TBD	TBD	mA	
Refresh Current	ICC5	trc ≥ trFc(min)	TBD	TBD	TBD	TBD	TBD	mA	2
Self Refresh Current	ICC6	CKE ≤ 0.2V	TBD					mA	

Note: 1. Measured with outputs open.

2. Refresh period is 16ms.

AC INPUT OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss=0V, VdD/ VdDq=2.5V \pm 5%, Ta=0 to 65°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Input High (Logic 1) Voltage; DQ	VIH	VREF+0.310	-	-	V	
Input Low (Logic 0) Voltage; DQ	VIL	-	-	VREF-0.310	V	
Clock Input Differential Voltage ; CK and CK	VID	0.7	-	VDDQ+0.6	V	1
Clock Input Crossing Point Voltage ; CK and CK	Vıx	0.5*VDDQ-0.2	-	0.5*VDDQ+0.2	V	2


Note : 1. VID is the magnitude of the difference between the input level on CK and the input level on $\overline{\text{CK}}$

2. The value of Vix is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the same



AC OPERATING TEST CONDITIONS (VDD=2.5V±0.125V, TA= 0 to 65°C)

Parameter	Value	Unit	Note
Input reference voltage for CK(for single ended)	0.50*VDDQ	V	
CK and CK signal maximum peak swing	1.5	V	
CK signal minimum slew rate	1.0	V/ns	
Input Levels(VIH/VIL)	VREF+0.31/VREF-0.31	V	
Input timing measurement reference level	VREF	V	
Output timing measurement reference level	Vtt	V	
Output load condition	See Fig.1		



(Fig. 1) Output Load Circuit

CAPACITANCE (VDD=3.3V, TA= 25°C, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance(A0~A10, BA0~BA1)	CIN1	2.5	4.5	pF
Input <u>cap</u> acitan <u>ce</u> (CK, CK,CKE, CS, RAS,CAS, WE)	CIN2	2.5	5.0	pF
Data & DQS input/output capacitance(DQ0~DQ31)	Соит	2.5	5.5	pF
Input capacitance(DM0 ~ DM3)	Сімз	2.5	5.5	pF

DECOUPLING CAPACITANCE GUIDE LINE

Recommended decoupling capacitance added to power line at board.

Parameter	Symbol	Value	Unit
Decoupling Capacitance between VDD and Vss	CDC1	0.1 + 0.01	uF
Decoupling Capacitance between VDDQ and VSSQ	CDC2	0.1 + 0.01	uF

Note: 1. VDD and VDDQ pins are separated each other.

All VDD pins are connected in chip. All VDDQ pins are connected in chip.

2. Vss and Vssq pins are separated each other


 $\mbox{\ensuremath{\mathsf{AII}}}\mbox{\ensuremath{\mathsf{VSS}}\mbox{\ensuremath{\mathsf{pins}}}\mbox{\ensuremath{\mathsf{are}}}\mbox{\ensuremath{\mathsf{connected}}\mbox{\ensuremath{\mathsf{in}}}\mbox{\ensuremath{\mathsf{chip}}}.$



AC CHARACTERISTICS

Donomot	C	-40		-45		-50		-55		-60		I Imia	Na4-
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CK cycle time CL	_=3 tcк	-	10	-	10	5	10	5.5	10	6	10	ns	
CK cycle time CL	_=4 ICK	4	10	4.5	10	-	10	-	10	-	10	ns	
CK high level width	tсн	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
CK low level width	tcL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
DQS out access time from	CK tdqsck	-0.6	+0.6	-0.6	+0.6	-0.6	+0.6	-0.6	+0.6	-0.75	+0.75	ns	
Output access time from CI	< tac	-0.6	+0.6	-0.6	+0.6	-0.6	+0.6	-0.6	+0.6	-0.75	+0.75	ns	
Data strobe edge to Dout e	dge togsq	-	+0.4	-	+0.4	-	+0.45	-	+0.45	-	+0.5	ns	1
Read preamble	trpre	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	tCK	
Read postamble	trpst	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
CK to valid DQS-in	togss	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	tCK	
DQS-In setup time	twpres	0	-	0	-	0	-	0	-	0	-	ns	
DQS-in hold time	twpreh	0.25	-	0.25	-	0.25	-	0.25	-	0.25	-	tCK	
DQS write postamble	twpst	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
DQS-In high level width	tDQSH	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
DQS-In low level width	toqsl	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
Address and Control input s	setup tis	0.9	-	0.9	-	1.0	-	1.0	-	1.1	-	ns	
Address and Control input h	nold tiH	0.9	-	0.9	-	1.0	-	1.0	-	1.1	-	ns	
DQ and DM setup time to D	QS tos	0.4	-	0.4	-	0.45	-	0.45	-	0.5	-	ns	
DQ and DM hold time to DO	QS tDH	0.4	-	0.4	-	0.45	-	0.45	-	0.5	-	ns	
Clock half period	tHP	tCLmin or tCHmin	-	tCLmin or tCHmin	-	tCLmin or tCHmin	-	tCLmin or tCHmin	-	tCLmin or tCHmin	-	ns	1
Data output hold time from	DQS tQH	tHP- 0.6ns	-	tHP- 0.6ns	-	tHP- 0.6ns	-	tHP- 0.6ns	-	tHP- 0.75ns	-	ns	1

Simplified Timing @ BL=4, CL=3






Note 1:

- The JEDEC DDR specification currently defines the output data valid window(tDV) as the time period when the data strobe and all data associated with that data strobe are coincidentally valid.
- The previously used definition of tDV(=0.35tCK) artificially penalizes system timing budgets by assuming the worst case output vaild window even then the clock duty cycle applied to the device is better than 45/55%
- A new AC timing term, tQH which stands for data output hold time from DQS is difined to account for clock duty cycle variation and replaces tDV
- tQHmin = tHP-X where
- . tHP=Minimum half clock period for any given cycle and is defined by clock high or clock low time(tCH,tCL)
- . X=A frequency dependent timing allowance account for tDQSQmax

tQH Timing (CL3, BL2)






AC CHARACTERISTICS

Parameter	Symbol -40)	-45 -50			-55		-60		Unit	Note	
Parameter	Symbol	Min	Max	Unit	Note								
Row cycle time	trc	60	-	58.5	-	60	-	60.5	-	60	-	ns	
Refresh row cycle time	trfc	68	-	67.5	-	70	-	71.5	-	72	-	ns	
Row active time	tras	40	100K	40.5	100K	40	100K	44	100K	42	100K	ns	
RAS to CAS delay for Read	trcdrd	20	-	18	-	20	-	22	-	18	-	ns	
RAS to CAS delay for Write	trcdwr	12	-	9	-	10	-	5.5	-	6	-	ns	
Row precharge time	trp	20	-	18	-	20	-	16.5	-	18	-	ns	
Row active to Row active	trrd	12	-	9	-	10	-	11	-	12	-	ns	
Last data in to Row precharge	twr	2	-	2	-	2	-	2	-	2	-	tCK	2
Last data in to Read command	tcdlr	2	-	2	-	2	-	2	-	2	-	tCK	2
Col. address to Col. address	tccd	1	-	1	-	1	-	1	-	1	-	tCK	
Mode register set cycle time	tmrd	2	-	2	-	2	-	2	-	2	-	tCK	
Auto precharge write recovery + Precharge	t DAL	7	-	5	-	5	-	5	-	5	-	tCK	
Exit self refresh to write command	txsw	80	-	76.5	-	80	-	77	-	78	-	ns	
Exit self refresh to bank active	txsa	68	-	67.5	-	70	-	71.5	-	72	-	ns	
Exit self refresh to read command	txsr	200	-	200	-	200	-	200	-	200	-	tCK	
Power down exit time	t PDEX	1tCK+tIS	-	ns									
Refresh interval time	tref	3.9	-	3.9	-	3.9	-	3.9	-	3.9	-	us	


^{2.} Note: For normal write operation, even numbers of Din are to be written inside DRAM

Simplified Timing(2) @ BL=4, CL=3






Basic Timing (Setup, Hold and Access Time @BL=2, CL=3)






Multi Bank Interleaving READ (@BL=4, CL=3)






Multi Bank Interleaving WRITE (@BL=4, CL=3)






Auto Precharge after READ Burst (@BL=8)






Auto Precharge after WRITE Burst (@BL=4)






Normal WRITE Burst (@BL=4)






Write Interrupted by Precharge & DM (@BL=8)






Read Interrupted by Precharge (@BL=8)






Read Interrupted by Burst stop & Write (@BL=8, CL=3)






Read Interrupted by a Read (@BL=8, CL=3)






DM Function (@BL=8) only for write






Power up Sequence & Auto Refresh(CBR)





Mode Register Set





PACKAGE DIMENSIONS (TQFP)

Dimensions in Millimeters

