

Document Title**16M DDR SYNCHRONOUS SRAM****Revision History**

<u>Rev No.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial document.	March. 1999	Advance
Rev. 0.1	Addition of New speed bin -25 New part number from KM736FS16017 to K7D163671M Package height changed.	April. 2000	Advance
Rev. 0.2	Leakage current test condition changed from VDD to VDDQ Package height changed.(From 2.4 to 2.5)	May. 2000	Advance
Rev. 0.3	ZQ tolerance changed from 10% to 15%	Aug. 2000	Advance
Rev. 0.5	Deleted -HC25 part(Part Number, Idd, AC Characteristics)	Jan. 2001	Preliminary
Rev. 0.6	Add-HC37 part(Part Number, Idd, AC Characteristics)	April. 2001	Preliminary
Rev. 0.7	Clarification on the features and the timing waveforms regarding the burst controllability. Package thermal characteristics add Idd37 x36 changed from 800mA to 850mA Idd37 x18 changed from 750mA to 800mA	May. 2001	Preliminary
Rev. 1.0	Add-HC40 part(Part Number, Idd, AC Characteristics) Final specification release.	Sep. 2001	Final
Rev. 2.0	Absolute Maximum Rating VDDQ changed from 3.13V to 2.3V	Jan. 2002	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



ELECTRONICS

FEATURES


- 512Kx36 or 1Mx18 Organizations.
- Maximum Frequency : 400MHz (Data Rate : 800Mbps)
- 2.5V V_{DD}/1.5V V_{DDQ} (1.9V max V_{DDO})
- HSTL Input and Outputs.
- Single Differential HSTL Clock.
- Synchronous Pipeline Mode of Operation with Self-Timed Late Write
- Free Running Active High and Active Low Echo Clock Output Pin.
- Asynchronous Output Enable.
- Registered Addresses, Burst Control and Data Inputs.
- Registered Outputs.
- Single and Double Data Rate Burst Read and Write.
- Burst Count Controllable With Max Burst Length of 4
- Interleaved and Linear Burst mode support
- Bypass Operation Support
- Programmable Impedance Output Drivers.

- JTAG Boundary Scan (subset of IEEE std. 1149.1)
- 153(9x17) Flip Chip Ball Grid Array Package(14mmx22mm)

Organization	Part Number	Maximum Frequency	Access Time
512Kx36	K7D163671M-HC40	400MHz	1.6*
	K7D163671M-HC37	370MHz	1.7*
	K7D163671M-HC33	333MHz	1.7*
	K7D163671M-HC30	300MHz	1.9*
1Mx18	K7D161871M-HC40	400MHz	1.6*
	K7D161871M-HC37	370MHz	1.7*
	K7D161871M-HC33	333MHz	1.7*
	K7D161871M-HC30	300MHz	1.9*

NOTE : *Access time equals t_{XCH}/t_{XCL}

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

Pin Name	Pin Description	Pin Name	Pin Description
K, K-bar	Differential Clocks	ZQ	Output Driver Impedance Control Input
SA	Synchronous Address Input	TCK	JTAG Test Clock
SA ₀ , SA ₁	Synchronous Burst Address Input (SA ₀ = LSB)	TMS	JTAG Test Mode Select
DQ	Synchronous Data I/O	TDI	JTAG Test Data Input
CQ, CQ-bar	Differential Output Echo Clocks	TDO	JTAG Test Data Output
B ₁	Load External Address	VREF	HSTL Input Reference Voltage
B ₂	Burst R/W Enable	VDD	Power Supply
B ₃	Single/Double Data Selection	VDDQ	Output Power Supply
G	Asynchronous Output Enable	Vss	GND
LBO	Linear Burst Order	NC	No Connection



ELECTRONICS

PACKAGE PIN CONFIGURATIONS(TOP VIEW)

K7D163671M(512Kx36)

	1	2	3	4	5	6	7	8	9
A	Vss	VDDQ	SA	SA	ZQ	SA	SA	VDDQ	Vss
B	DQC8	DQC9	SA	Vss	B1	Vss	SA	DQB9	DQB8
C	Vss	VDDQ	SA	SA	\bar{G}	SA	SA	VDDQ	Vss
D	DQC4	DQC7	SA	Vss	VDD	VSS	SA	DQB7	DQB6
E	Vss	VDDQ	Vss	VDD	VREF	VDD	Vss	VDDQ	Vss
F	DQC3	CQ1	DQC5	VDD	VDD	VDD	DQB5	CQ2	DQB4
G	Vss	VDDQ	Vss	Vss	K	Vss	Vss	VDDQ	Vss
H	DQC1	DQC2	DQC6	VDD	\bar{K}	VDD	DQB3	DQB2	DQB1
J	Vss	VDDQ	Vss	VDD	VDD	VDD	Vss	VDDQ	Vss
K	DQD1	DQD2	DQD6	Vss	B2	Vss	DQA3	DQA2	DQA1
L	Vss	VDDQ	Vss	\overline{LBO}	B3	MODE	Vss	VDDQ	Vss
M	DQD3	$\overline{CQ1}$	DQD5	VDD	VDD	VDD	DQA5	$\overline{CQ2}$	DQA4
N	Vss	VDDQ	Vss	VDD	VREF	VDD	Vss	VDDQ	Vss
P	DQD4	DQD7	NC	Vss	VDD	Vss	SA	DQA7	DQA6
R	Vss	VDDQ	VDD	SA	SA1	SA	VDD	VDDQ	Vss
T	DQD8	DQD9	SA	Vss	SA0	Vss	SA	DQA9	DQA8
U	Vss	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ	Vss

* Mode Pin(6L) is a internally NC.

K7D161871M(1Mx18)

	1	2	3	4	5	6	7	8	9
A	Vss	VDDQ	SA	SA	ZQ	SA	SA	VDDQ	Vss
B	NC	DQB9	SA	Vss	B1	Vss	SA	NC	DQA8
C	Vss	VDDQ	SA	SA	\bar{G}	SA	SA	VDDQ	Vss
D	DQB4	NC	SA	Vss	VDD	Vss	SA	DQA7	NC
E	Vss	VDDQ	Vss	VDD	VREF	VDD	Vss	VDDQ	Vss
F	NC	CQ1	NC	VDD	VDD	VDD	DQA5	NC	DQA4
G	Vss	VDDQ	Vss	Vss	K	Vss	Vss	VDDQ	Vss
H	DQB1	NC	DQB6	VDD	\bar{K}	VDD	NC	DQA2	NC
J	Vss	VDDQ	Vss	VDD	VDD	VDD	Vss	VDDQ	Vss
K	NC	DQB2	NC	Vss	B2	Vss	DQA3	NC	DQA1
L	Vss	VDDQ	Vss	\overline{LBO}	B3	MODE	Vss	VDDQ	Vss
M	DQB3	NC	DQB5	VDD	VDD	VDD	NC	$\overline{CQ1}$	NC
N	Vss	VDDQ	Vss	VDD	VREF	VDD	Vss	VDDQ	Vss
P	NC	DQB7	SA	Vss	VDD	Vss	SA	NC	DQ6
R	Vss	VDDQ	VDD	SA	SA1	SA	VDD	VDDQ	Vss
T	DQB8	NC	SA	Vss	SA0	Vss	SA	DQA9	NC
U	Vss	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ	Vss

* Mode Pin(6L) is a internally NC.



ELECTRONICS

FUNCTION DESCRIPTION

The K7D163671M and K7D161871M are 18,874,368 bit Synchronous Pipeline Burst Mode SRAM devices. They are organized as 524,288 words by 36 bits for K7D163671M and 1,048,576 words by 18 bits for K7D161871M, fabricated using Samsung's advanced CMOS technology.

Single differential HSTL level clock, K and \bar{K} are used to initiate the read/write operation and all internal operations are self-timed. At the rising edge of K clock, all addresses and burst control inputs are registered internally. Data inputs are registered one cycle after write addresses are asserted(Late Write), at the rising edge of K clock for single data rate (SDR) write operations and at rising and falling edge of K clock for a double data rate (DDR) write operations.

Data outputs are updated from output registers off the rising edges of K clock for SDR read operations and off the rising and falling edges of K clock for DDR read operations. Free running echo clocks are supported which are representative of data output access time for all SDR and DDR operations.

The chip is operated with a single +2.5V power supply and is compatible with Extended HSTL input and output. The package is 9x17(153) Ball Grid Array balls on a 1.27mm pitch.

Read Operation(Single and Double)

During SDR read operations, addresses and controls are registered at the first rising edge of K clock and then the internal array is read between first and second rising edges of K clock. Data outputs are updated from output registers off the second rising edge of K clock. During DDR read operations, addresses and controls are registered at the first rising edge of K clock, and then the internal array is read twice between first and second rising edges of K clock. Data outputs are updated from output registers sequentially by burst order off the second rising and falling edge of K clock.

Interleave and linear burst operation is controlled by LBO pin and the burst count is controllable with the maximum burst length of 4. To avoid data contention, at least one NOP operations are required between the last read and the first write operation.

Write Operation(Late Write)

During SDR write operations, addresses and controls are registered at the first rising edge of K clock and data inputs are registered at the following rising edge of K clock. During DDR write operations, addresses and controls are registered at the first rising edge of K clock and data inputs are registered twice at the following rising and falling edge of K clock. Write addresses and data inputs are stored in the data in registers until the next write operation, and only at the next write operation are data inputs fully written into SRAM array.

Echo clock operation

Free running type of Echo clocks are generated from K clock regardless of read, write and NOP operations. They will stop operation only when K clock is in the stop mode.

Echo clocks are designed to represent data output access time and this allows the echo clocks to be used as reference to capture data outputs outputs.

Bypass Read Operation

Bypass read operation occurs when the last write operation is followed by a read operation where write and read addresses are identical. For this case, data outputs are from the data in registers instead of SRAM array.

Programmable Impedance Output Driver

The data output and echo clock driver impedance are adjusted by an external resistor, RQ, connected between ZQ pin and Vss, and are equal to $RQ/5$. For example, 250Ω resistor will give an output impedance of 50Ω . Output driver impedance tolerance is 15% by test(10% by design) and is periodically readjusted to reflect the changes in supply voltage and temperature. Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles. They may also occur in cycles initiated with G high. In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM. Impedance updates occur no more often than every 32 clock cycles. Clock cycles are counted whether the SRAM is selected or not and proceed regardless of the type of cycle being executed. Therefore, the user can be assured that after 33 continuous read cycles have occurred, an impedance update will occur the next time G are high at a rising edge of the K clock. There are no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles.



TRUTH TABLE

K	\bar{G}	B1	B2	B3	DQ	Operation
L	X	X	X	X	Hi-Z	Clock Stop
\uparrow	X	H	L	X	Hi-Z	No Operation, Pipeline High-Z
\uparrow	L	L	H	H	DOUT	Load Address, Single Read
\uparrow	L	L	H	L	DOUT	Load Address, Double Read
\uparrow	X	L	L	H	DIN	Load Address, Single Write
\uparrow	X	L	L	L	DIN	Load Address, Double Write
\uparrow	X	H	H	X	B	Increment Address, Continue

NOTE : - B(Both) is DIN in write cycle and DOUT in read cycle. Byte write function is not supported. X means "Don't Care".

- K & \bar{K} are complementary.

BURST SEQUENCE TABLE

4 Burst Operation for Interleaved Burst ($\overline{\text{LBO}} = \text{VDDQ}$)

Interleaved Burst	Case 1		Case 2		Case 3		Case 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
	0	1	0	0	1	1	1	0
	1	0	1	1	0	0	0	1
	1	1	1	0	0	1	0	0
Fourth Address								

NOTE : - For Interleave Burst $\overline{\text{LBO}} = \text{VDDQ}$ is recommended. If $\overline{\text{LBO}} = \text{VDD}$, it must not exceed 2.63V.


4 Burst Operation for Linear Burst ($\overline{\text{LBO}} = \text{Vss}$)

Linear Burst Mode	Case 1		Case 2		Case 3		Case 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
	0	1	1	0	1	1	0	0
	1	0	1	1	0	0	0	1
	1	1	0	0	0	1	1	0
Fourth Address								



ELECTRONICS

BUS CYCLE STATE DIAGRAM



NOTE :

- State transitions : \bar{B}_1 =(Load Address), B_1 =(Increment Address, Continue)
 B_2 =(Read), \bar{B}_2 =(Write)
 B_3 =(Single Data Rate), \bar{B}_3 =(Double Data Rate)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Core Supply Voltage Relative to Vss	V _{DD}	-0.5 to 3.13	V
Output Supply Voltage Relative to Vss	V _{DDQ}	-0.5 to 2.3	V
Voltage on any pin Relative to Vss	V _{IN}	-0.5 to V _{DDQ} +0.5 (2.3V MAX)	V
Output Short-Circuit Current(per I/O)	I _{OUT}	25	mA
Storage Temperature	T _{STR}	-55 to 125	°C

NOTE : Power Dissipation Capability will be dependent upon package characteristics and use environment. See enclosed thermal impedance data. Stresses greater than those listed under " Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Note
Core Power Supply Voltage	V _{DD}	2.37	2.5	2.63	V	
Output Power Supply Voltage	V _{DDQ}	1.4	1.5	1.9	V	
Input High Level Voltage	V _{IH}	V _{REF} +0.1	-	V _{DDQ} +0.3	V	1, 2
Input Low Level Voltage	V _{IL}	-0.3	-	V _{REF} -0.1	V	1, 3
Input Reference Voltage	V _{REF}	0.68	0.75	1.0	V	

NOTE : 1. These are DC test criteria. DC design criteria is V_{REF}±50mV. The AC V_{IH}/V_{IL} levels are defined separately for measuring timing parameters.

2. V_{IH} (Max)DC=V_{DDQ}+0.3, V_{IH} (Max)AC=2.6V (2.1V for DQs) (pulse width ≤ 20% of cycle time).

3. V_{IL} (Min)DC=-0.3V, V_{IL} (Min)AC=-1.0V (-0.5V for DQs) (pulse width ≤ 20% of cycle time).

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit	Note
Average Power Supply Operating Current(x36) (Cycle time = t _{CKHH} min)	I _{DD40} I _{DD37} I _{DD33} I _{DD30}	-	950 850 750 670	mA	1,2
Average Power Supply Operating Current(x18) (Cycle time = t _{CKHH} min)	I _{DD40} I _{DD37} I _{DD33} I _{DD30}	-	900 800 700 620	mA	1,2
Stop Clock Standby Current (V _{IN} =V _{DD} -0.2V or 0.2V fixed, K=Low, \bar{K} =High)	I _{SB1}	-	150	mA	1
Input Leakage Current (V _{IN} =V _{SS} or V _{DDQ})	I _{LI}	-1	1	μA	
Output Leakage Current (V _{OUT} =V _{SS} or V _{DDQ})	I _{LO}	-1	1	μA	
Output High Voltage(Programmable Impedance Mode)	V _{OH1}	V _{DDQ} /2	V _{DDQ}	V	3
Output Low Voltage(Programmable Impedance Mode)	V _{OL1}	V _{SS}	V _{DDQ} /2	V	4
Output High Voltage(I _{OH} =-0.1mA)	V _{OH2}	V _{DDQ} -0.2	V _{DDQ}	V	5
Output Low Voltage(I _{OL} =0.1mA)	V _{OL2}	V _{SS}	0.2	V	5

NOTE : 1. Minimum cycle. I_{OUT}=0mA.

2. 50% read cycles.

3. |I_{OH}|=(V_{DDQ}/2)/(RQ/5)±15% @ V_{OH}=V_{DDQ}/2 for 175Ω ≤ RQ ≤ 350Ω.

4. |I_{OL}|=(V_{DDQ}/2)/(RQ/5)±15% @ V_{OL}=V_{DDQ}/2 for 175Ω ≤ RQ ≤ 350Ω.

5. Minimum Impedance Mode when ZQ pin is connected to V_{SS}.



ELECTRONICS

PIN CAPACITANCE


Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	4	pF
Data Output Capacitance	C _{OUT}	V _{OUT} =0V	-	5	pF

NOTE : Periodically sampled and not 100% tested.(TA=25°C, f=1MHz)

AC TEST CONDITIONS (T_A=0 to 70°C, V_{DD}=2.37 -2.63V, V_{DDQ}=1.5V)

Parameter	Symbol	Value	Unit	Note
Input High/Low Level	V _{IH/VIL}	1.25/0.25	V	-
Input Reference Level	V _{REF}	0.75	V	-
Input Rise/Fall Time	T _{R/T_F}	0.5/0.5	ns	-
Output Timing Reference Level		0.75	V	-
Clock Input Timing Reference Level		Cross Point	V	-
Output Load		See Below		-

AC TEST OUTPUT LOAD



AC CHARACTERISTICS (T_A=0 to 70°C, V_{DD}=2.37 -2.63V, V_{DDQ}=1.5V)

Parameter	Symbol	-40		-37		-33		-30		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Clock Cycle Time	t _{TKHH}	2.5	-	2.7	-	3.0	-	3.3	-	ns	
Clock High Pulse Width	t _{TKHL}	1.1	-	1.3	-	1.3	-	1.5	-	ns	
Clock Low Pulse Width	t _{TLKH}	1.1	-	1.3	-	1.3	-	1.5	-	ns	
CQ High Pulse Width	t _{CHCL}	t _{TKHL} -0.1	t _{TKHL} +0.1	t _{TKHL} -0.1	t _{TKHL} +0.1	t _{TKHL} -0.1	t _{TKHL} +0.1	t _{TKHL} -0.2	t _{TKHL} +0.2	ns	
CQ Low Pulse Width	t _{TCLCH}	t _{TLKH} -0.1	t _{TLKH} +0.1	t _{TLKH} -0.1	t _{TLKH} +0.1	t _{TLKH} -0.1	t _{TLKH} +0.1	t _{TLKH} -0.2	t _{TLKH} +0.2	ns	
Clock to Echo Clock(CQ) High	t _{TKXCH}	0.5	1.6	0.5	1.7	0.5	1.7	0.5	1.9	ns	1
Clock to Echo Clock(CQ) Low	t _{TKXCL}	0.5	1.6	0.5	1.7	0.5	1.7	0.5	1.9	ns	
Echo Clock to Output Valid	t _{CHQV/tCLQV}	-	0.1	-	0.1	-	0.1	-	0.1	ns	1,2
Echo Clock to Output Hold	t _{CHQX/tCLQX}	-0.15	-	-0.2	-	-0.25	-	-0.3	-	ns	1
Echo Clock to Output High-Z	t _{CHQZ/tCHLZ}		0.1		0.1		0.1		0.1	ns	1
G Low to Output Low-Z	t _{GLQX}	0.5	-	0.5	-	0.5	-	0.5	-	ns	1
G High to Output High-Z	t _{GHQZ}	-	1.6	-	1.7	-	1.7	-	1.9	ns	1
G Low to Output Valid	t _{GLQV}	-	1.6	-	1.7	-	1.7	-	1.9	ns	1
Address Setup Time	t _{AVKH}	0.4	-	0.4	-	0.4	-	0.4	-	ns	
Address Hold Time	t _{TKHAX}	0.4	-	0.4	-	0.4	-	0.4	-	ns	
Burst Control Setup Time	t _{TVKH}	0.4	-	0.4	-	0.4	-	0.4	-	ns	
Burst Control Hold Time	t _{TKHBX}	0.3	-	0.3	-	0.3	-	0.3	-	ns	
Data Setup Time	t _{DVKH}	0.25	-	0.25	-	0.25	-	0.3	-	ns	
Data Hold Time	t _{TKHDX}	0.25	-	0.25	-	0.25	-	0.3	-	ns	


NOTE : 1. See AC Test Output Load figure

2. Design target is 0ns



ELECTRONICS


**TIMING WAVEFORMS FOR DOUBLE DATA RATE CYCLES
(Burst Length=4, 2)**



NOTE

1. Q₀₁ refers to output from address A. Q₀₂ refers to output from the next internal burst address following A, etc.
2. Outputs are disabled(High-Z) one clock cycle after NOP detected or after no pending data requests are present.
3. Doing more than one Read Continue or Write Continue will cause the address to wrap around.

TIMING WAVEFORMS FOR SINGLE DATA RATE CYCLES
(Burst Length=4, 2, 1)




NOTE :

1. Q₀₁ refers to output from address A₀. Q₀₂ refers to output from the next internal burst address following A₀, etc.
2. Outputs are disabled(High-Z) one clock cycle after NOP detected or after no pending data requests are present.
3. This devices supports cycle lengths of 1, 2, 4. Continue(B1=HIGH, B2=HIGH, B3=X) up to three times following a B1 operation. Any further Continue assertions constitute invalid operations.
4. This device will have an address wraparound if further Continues are applied.

IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

The SRAM provides a limited set of IEEE standard 1149.1 JTAG functions. This is to test the connectivity during manufacturing between SRAM, printed circuit board and other components. Internal data is not driven out of SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM. TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to Vdd through a resistor. TDO should be left unconnected.

JTAG Block Diagram




JTAG Instruction Coding

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	EXTEST	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	2
0	1	0	SAMPLE-Z	Boundary Scan Register	1
0	1	1	BYPASS	Bypass Register	3
1	0	0	SAMPLE	Boundary Scan Register	4
1	0	1	BYPASS	Bypass Register	3
1	1	0	BYPASS	Bypass Register	3
1	1	1	BYPASS	Bypass Register	3

NOTE :

1. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
3. Bypass register is initiated to Vss when BYPASS instruction is invoked.
The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
4. SAMPLE instruction dose not places DQs in Hi-Z.

TAP Controller State Diagram



SCAN REGISTER DEFINITION

Part	Instruction Register	Bypass Register	ID Register	Boundary Scan
512Kx36	3 bits	1 bits	32 bits	68 bits
1M x 18	3 bits	1 bits	32 bits	49 bits

ID REGISTER DEFINITION

Part	Revision Number (31:28)	Part Configuration (27:18)	Vendor Definition (17:12)	Samsung JEDEC Code (11: 1)	Start Bit (0)
512Kx36	0000	00111 00100	XXXXXX	00001001110	1
1M x 18	0000	01000 00011	XXXXXX	00001001110	1

BOUNDARY SCAN EXIT ORDER(x36)

36	4A	SA		SA	6A	35
37	4C	SA		SA	6C	34
38	3A	SA		SA	7A	33
39	3B	SA		SA	7B	32
40	3C	SA		SA	7C	31
41	3D	SA		SA	7D	30
42	2B	DQ		DQ	8B	29
43	1B	DQ		DQ	9B	28
44	2D	DQ		DQ	8D	27
45	3F	DQ		DQ	7F	26
46	1D	DQ		DQ	9D	25
47	2F	CQ		CQ	8F	24
48	1F	DQ		DQ	9F	23
49	3H	DQ		DQ	7H	22
50	2H	DQ		DQ	8H	21
51	1H	DQ		DQ	9H	20
52	5A	ZQ		\bar{G}	5C	19
53	5B	B ₁		K	5G	18
54	5K	B ₂		\bar{K}	5H	17
55	5L	B ₃	MODE	6L	16	
56	4L	\overline{LBO}		DQ	9K	15
57	1K	DQ		DQ	8K	14
58	2K	DQ		DQ	7K	13
59	3K	DQ		DQ	9M	12
60	1M	DQ		\overline{CQ}	8M	11
61	2M	\overline{CQ}		DQ	9P	10
62	1P	DQ		DQ	7M	9
63	3M	DQ		DQ	8P	8
64	2P	DQ		DQ	9T	7
65	1T	DQ		DQ	8T	6
66	2T	DQ		SA	7P	5
67	3T	SA		SA	7T	4
68	4R	SA		SA	6R	3
			SA	5T	2	
			SA	5R	1	

* Reserved for Mode Pin

BOUNDARY SCAN EXIT ORDER(x18)

26	4A	SA		SA	6A	25
27	4C	SA		SA	6C	24
28	3A	SA		SA	7A	23
29	3B	SA		SA	7B	22
30	3C	SA		SA	7C	21
31	3D	SA		SA	7D	20
32	2B	DQ				
				DQ	9B	19
				DQ	8D	18
				DQ	7F	17
33	1D	DQ				
34	2F	CQ				
				DQ	9F	16
35	3H	DQ				
				DQ	8H	15
36	1H	DQ				
37	5A	ZQ			\bar{G}	5C
38	5B	B ₁			K	5G
39	5K	B ₂			\bar{K}	5H
40	5L	B ₃	MODE		6L	11
41	4L	\overline{LBO}		DQ	9K	10
42	2K	DQ		DQ	7K	9
43	1M	DQ			\overline{CQ}	8M
				DQ	9P	7
44	3M	DQ				
45	2P	DQ				
46	1T	DQ			DQ	8T
					SA	7P
47	3P	SA			SA	7T
48	3T	SA			SA	6R
49	4R	SA			SA	5T
					SA	5R

* Reserved for Mode Pin



ELECTRONICS

JTAG DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit	Note
Power Supply Voltage	VDD	2.37	2.5	2.63	V	
Input High Level	VIH	1.7	-	VDD+0.3	V	
Input Low Level	VIL	-0.3	-	0.7	V	
Output High Voltage($I_{OH}=-2mA$)	VOH	2.1	-	VDD	V	
Output Low Voltage($I_{OL}=2mA$)	VOL	Vss	-	0.2	V	

NOTE : 1. The input level of SRAM pin is to follow the SRAM DC specification.

JTAG AC TEST CONDITIONS


Parameter	Symbol	Min	Unit	Note
Input High/Low Level	VIH/VIL	2.5/0.0	V	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		1.25	V	1

NOTE : 1. See SRAM AC test output load on page 5.

JTAG AC Characteristics


Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	tCHCH	50	-	ns	
TCK High Pulse Width	tCHCL	20	-	ns	
TCK Low Pulse Width	tCLCH	20	-	ns	
TMS Input Setup Time	tMVCH	5	-	ns	
TMS Input Hold Time	tCHMX	5	-	ns	
TDI Input Setup Time	tDVCH	5	-	ns	
TDI Input Hold Time	tCHDX	5	-	ns	
Clock Low to Output Valid	tCLQV	0	10	ns	

JTAG TIMING DIAGRAM



PACKAGE DIMENSIONS

153-FCBGA-1422



153 BGA PACKAGE THERMAL CHARACTERISTICS

Parameter	Symbol	Thermal Resistance	Unit	Note
Junction to Ambient(at still air)	Theta_JA	22.8	°C/W	1W Heating
Junction to Case	Theta_JC	0.6	°C/W	
Junction to Board	Theta_JB	4.2	°C/W	2W Heating

NOTE : 1. Junction temperature can be calculated by : $T_J = T_A + P_D \times \Theta_{JA}$.