

KA3S0965R/KA3S0965RF


Fairchild Power Switch(FPS)

Features


- Wide operating frequency range up to (150kHz)
- Pulse by pulse over current limiting
- Over load protection
- Over voltage protection (Min. 23V)
- Internal thermal shutdown function
- Under voltage lockout
- Internal high voltage sense FET
- External sync terminal
- Auto Restart Mode

Description

The Fairchild Power Switch(FPS) product family is specially designed for an off line SMPS with minimal external components. The Fairchild Power Switch(FPS) consist of high voltage power SenseFET and current mode PWM controller IC. control IC features a trimmed oscillator, under voltage lock-out, leading edge blanking, optimized gate turn-on/turn-off driver, thermal shut down protection, over voltage protection, temperature compensated precision current sources for loop compensation and fault protection circuit. compared to discrete MOSFET and controller or RCC switching converter solution, a Fairchild Power Switch(FPS) can reduce total component count, design size, weight and at the same time increase efficiency, productivity, and system reliability. It has a basic platform well suited for cost-effective C-TV power supply.



Internal Block Diagram



Absolute Maximum Ratings

Characteristic	Symbol	Value	Unit
Maximum drain voltage ⁽¹⁾	V _{D,MAX}	650	V
Drain-gate voltage (R _{GS} =1MΩ)	V _{DGR}	650	V
Gate-source (GND) voltage	V _{GS}	±30	V
Drain current pulsed ⁽²⁾	I _{DM}	36.0	ADC
Single pulsed avalanche energy ⁽³⁾	E _{AS}	950	mJ
Continuous drain current (T _C =25°C)	I _D	9.0	ADC
Continuous drain current (T _C =100°C)	I _D	5.5	ADC
Maximum supply voltage	V _{CC,MAX}	30	V
Input voltage range	V _{FB}	−0.3 to V _{SD}	V
Total power dissipation	P _D	170	W
	Derating	1.33	W/°C
Operating ambient temperature	T _A	−25 to +85	°C
Storage temperature	T _{STG}	−55 to +150	°C

Note:

1. T_j=25°C to 150°C
2. Repetitive rating: Pulse width limited by maximum junction temperature
3. L=10mH, V_{DD}=50V, R_G=27Ω, starting T_j=25 °C

Electrical Characteristics (SFET part)

(Ta = 25°C unless otherwise specified)

Characteristic	Symbol	Test condition	Min.	Typ.	Max.	Unit
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0V, I _D =50μA	650	-	-	V
Zero gate voltage drain current	I _{DSS}	V _{DS} =Max., Rating, V _{GS} =0V	-	-	50	μA
		V _{DS} =0.8Max., Rating, V _{GS} =0V, T _C =125°C	-	-	200	mA
Static drain-source on resistance ^(note)	R _{DS(ON)}	V _{GS} =10V, I _D =4.5A	-	0.96	1.2	W
Forward transconductance ^(note)	g _{fs}	V _{DS} =50V, I _D =4.5A	5.0	-	-	S
Input capacitance	C _{iss}	V _{GS} =0V, V _{DS} =25V, f=1MHz	-	1750	-	pF
Output capacitance	C _{oss}		-	190	-	
Reverse transfer capacitance	C _{rss}		-	78	-	
Turn on delay time	t _{d(on)}	V _{DD} =0.5BV _{DSS} , I _D =9.0A (MOSFET switching time are essentially independent of operating temperature)	-	20	50	nS
Rise time	t _r		-	23	55	
Turn off delay time	t _{d(off)}		-	85	180	
Fall time	t _f		-	30	70	
Total gate charge (gate-source+gate-drain)	Q _g	V _{GS} =10V, I _D =9.0A, V _{DS} =0.5BV _{DSS} (MOSFET switching time are essentially independent of operating temperature)	-	74	95	nC
Gate-source charge	Q _{gs}		-	12	-	
Gate-drain (Miller) charge	Q _{gd}		-	35.4	-	

Note:

Pulse test: Pulse width ≤ 300μs, duty cycle ≤ 2%

$$S = \frac{1}{R}$$

Electrical Characteristics (CONTROL part)

(Ta = 25°C unless otherwise specified)

Characteristic	Symbol	Test condition	Min.	Typ.	Max.	Unit
UVLO SECTION						
Start threshold voltage	VSTART	-	14	15	16	V
Stop threshold voltage	VSTOP	After turn on	9	10	11	V
OSCILLATOR SECTION						
Initial accuracy	FOSC	Ta=25°C	18	20	22	kHz
Frequency change with temperature ⁽²⁾	$\Delta F/\Delta T$	-25°C ≤ Ta ≤ +85°C	-	±5	±10	%
Maximum duty cycle	Dmax	-	92	95	98	%
FEEDBACK SECTION						
Feedback source current	I _{FB}	Ta=25°C, Vfb=GND	0.8	1	1.2	mA
Shutdown feedback voltage	VSD	-	6.9	7.5	8.1	V
Shutdown delay current	I _{delay}	Ta=25°C, 5V ≤ Vfb ≤ VSD	1.4	1.8	2.2	μA
SYNC. & SOFT START SECTION						
Soft start voltage	VSS	VFB =2V	4.7	5.0	5.3	V
Soft start current	I _{SS}	Sync & S/S=GND	0.8	-	-	mA
Sync threshold voltage ⁽³⁾	VSYTH	Vfb=5V	6.0	6.4	6.8	V
REFERENCE SECTION						
Output voltage ⁽¹⁾	Vref	Ta=25°C	4.80	5.00	5.20	V
Temperature Stability ⁽¹⁾⁽²⁾	Vref/ΔT	-25°C ≤ Ta ≤ +85°C	-	0.3	0.6	mV/°C
CURRENT LIMIT (SELF-PROTECTION) SECTION						
Peak Current Limit	I _{OVER}	Max. inductor current	5.28	6.00	6.72	A
PROTECTION SECTION						
Thermal shutdown temperature (Tj) ⁽¹⁾	TSD	-	140	160	-	°C
TOTAL DEVICE SECTION						
Start Up current	I _{START}	VCC=14V	0.1	0.3	0.55	mA
Operating supply current (Control Part Only)	I _{OP}	Ta=25°C	6	12	18	mA
VCC Zener voltage	VZ	I _{CC} =20mA	30	32.5	35	V

Note:

1. These parameters, although guaranteed, are not 100% tested in production
2. These parameters, although guaranteed, are tested in EDS(water test) process
3. The amplitude of the sync. pulse is recommended to be between 2V and 3V for stable sync. function.

Typical Performance Characteristics

(These characteristic graphs are normalized at $T_a = 25^\circ\text{C}$)




Figure 1. Operating Frequency




Figure 2. Feedback Source Current




Figure 3. Operating Supply Current




Figure 4. Peak Current Limit




Figure 5. Start up Current




Figure 6. Start Threshold Voltage

Typical Performance Characteristics (Continued)

(These characteristic graphs are normalized at Ta = 25°C)




Figure 7. Stop Threshold Voltage




Figure 8. Maximum Duty Cycle




Figure 9. VCC Zener Voltage




Figure 10. Shutdown Feedback Voltage




Figure 11. Shutdown Delay Current




Figure 12. Over Voltage Protection

Typical Performance Characteristics (Continued)

(These characteristic graphs are normalized at $T_a = 25^\circ\text{C}$)




Figure13. Soft Start Voltage




Figure 14. Static Drain-Source on Resistance

Technical drawing of a 3.81mm pitch connector. Dimensions are in mm.

Overall width: 15.60 ± 0.20

Top width: 13.60

Inner width: 9.60

Central width: 8.00

Top section height: 5.00 ± 0.20

Side slope: R(0.70)

Mounting holes: $\phi 3.30 \pm 0.20$

Left side holes: (3- $\phi 1.60$ Dp 0.15MAX)

Right side holes: (0.80)

Bottom section height: 1.30 ± 0.20

Pin pitch: 3.81 TYP

Pin widths: 4-1.10 ± 0.20 , 5-0.80 ± 0.20

Pin positions: #1, #2, #3, #4, #5



Overall height: 20.00

Bottom section width: 13.95

Pin array width: 9.00 ± 0.30


Pin pitch: 3-2.54 TYP

Pin pitch: 3-2.54 ± 0.30



Package Dimensions (Continued)

TO-3PF-5L



[illegible]

Ordering Information

Product Number	Package	Rating	Operating Temperature
KA3S0965R-TU	TO-3P-5L	650V,9A	-25°C to +85°C
KA3S0965R-YDTU	TO-3P-5L(Forming)		
KA3S0965RF-TU	TO-3PF-5L	650V,9A	-25°C to +85°C
KA3S0965RF-YDTU	TO-3PF-5L(Forming)		

TU : Non Forming Type

YDTU : Forming Type

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.