

Product Overview

Address Spaces

Addressing Modes

Memory Map

SMCS51 Instruction Set

1

KS51840

OVERVIEW

KS51840, a 4-bit single-chip CMOS microcontroller, consists of the reliable SMCS-51 CPU core with on-chip ROM and RAM. Eight input pins and 11 output pins provide the flexibility for various I/O requirements. Auto reset circuit generates reset pulse every certain period, and every halt mode termination time. The KS51840 microcontroller has been designed for use in small system control applications that require a low-power, cost - sensitive design solution. In addition, the KS51840 has been optimized for remote control transmitter.

FEATURES

ROM Size

- 1,024 bytes

RAM Size

- 32 nibbles

Instruction Set

- 39 instructions

Instruction Cycle Time

- 13.2 μ sec at fxx = 455 kHz

Input Ports

- Two 4-bit ports (24 pins)/one 4-bit port, five 1-bit ports (20 pins)

Output Ports

- One 4-bit port, seven 1-bit ports (24 pins)/one 4-bit port, five 1-bit ports (20 pins)

Built-in Oscillator

- Crystal/ceramic resonator

Built-in Reset Circuit

- Built-in Power-on reset and auto reset circuit for

generating reset pulse every $13.1072/f_{xx}$ (288 ms at $f_{xx} = 455$ kHz)

Four Transmission Frequencies

- $f_{xx}/12$ (1/4 duty), $f_{xx}/12$ (1/3 duty), $f_{xx}/8$ (1/2 duty), and no-carrier frequency

Supply Voltage

- 1.8 V-3.6 V ($250 \text{ kHz} \leq f_{OSC} \leq 3.9 \text{ MHz}$)
- 2.2 V-3.6 V ($3.9 \text{ MHz} < f_{OSC} \leq 6 \text{ MHz}$)

Power Consumption

- Halt mode: 1 μ A (maximum)
- Normal mode: 0.5 mA (typical)

Operating temperature

- - 20 $^{\circ}$ C to 85 $^{\circ}$ C

Package Type

- 24 SOP, 20 DIP, 20 SOP

Oscillator Frequency divide select

- Mask Option = f_{OSC} or $f_{OSC}/8$

BLOCK DIAGRAM




Figure 1-1. Block diagram

PIN CONFIGURATION (24 SOP)




Figure 1-2. Pin Configuration (24 SOP)

Table 1-1. PIN Description for 24 PINS

Pin Name	Pin Number	Pin Type	Description	I/O Circuit Type
P0.0-P0.3	5, 6, 7, 8	Input	4-bit input port when P2.13 is low	A
P1.0-P1.3	9, 10, 11, 12	Input	4-bit input port when P2.13 is high	A
P2.0 REM	23	Output	1-bit individual output for remote carrier frequency ⁽¹⁾	B
P2.2-P2.5	20, 19, 18, 17	Output	1-bit individual output port	C
P2.1, P2.6	21, 4			D
P3.0-P3.3	16, 15, 14, 13	Output	4-bit parallel output port	C
TEST	22	Input	Input pin for test (Normally connected to V _{SS})	—
X _I	2	Input	Oscillation clock input	—
X _O	3	Output	Oscillation clock output	—
V _{DD}	24	—	Power supply	—
V _{SS}	1	—	Ground	—

NOTES:

1. The carrier can be selected by software as fxx/12 (1/3 duty), fxx/12 (1/4 duty), fxx/8 (1/2 duty), or no-carrier frequency.
2. Package type can be selected as 24 SOP in the ordering sheet.

PIN CONFIGURATION (20 DIP, 20 SOP)




Figure 1-3. Pin Configuration (20 DIP, 20 SOP)

Table 1-2. Pin Description for 20 Pins

Pin Name	Pin Number	Pin Type	Description	I/O Circuit Type
P0.0-P0.3	4, 5, 6, 7	Input	4-bit input port when P2.13 is low	A
P1.0-P1.1	8, 9	Input	2-bit input port when P2.13 is high	A
P2.0/REM	19	Output	1-bit individual output for remote carrier frequency ⁽¹⁾	B
P2.2-P2.4	16, 15, 14	Output	1-bit individual output port	C
P2.1	17			D
P3.0-P3.3	13, 12, 11, 10	Output	4-bit parallel output port	C
TEST	18	Input	Input pin for test (Normally connected to V _{SS})	—
X _I	2	Input	Oscillation clock input	—
X _O	3	Output	Oscillation clock output	—
V _{DD}	20	—	Power supply	—
V _{SS}	1	—	Ground	—

NOTES:

- The carrier can be selected by software as fxx/12 (1/3 duty), fxx/12 (1/4 duty), fxx/8 (1/2 duty), or no-carrier frequency.
- Package type can be selected as 20 DIP, or 20 SOP in the ordering sheet.

I/O CIRCUIT SCHEMATICS




Figure 1-4. I/O Circuit Type A




Figure 1-6. I/O Circuit Type C




Figure 1-5. I/O Circuit Type B




Figure 1-7. I/O Circuit Type D

Table 1-3. Absolute Maximum Ratings

Parameters	Symbols	Ratings	Units
Supply Voltage	V_{DD}	- 0.3 to 6	V
Input Voltage	V_I	- 0.3 to $V_{DD} + 0.3$	V
Output Voltage	V_O	- 0.3 to $V_{DD} + 0.3$	V
Soldering Temperature	T_{SLD}	260 (10 sec)	°C
Storage Temperature	T_{STG}	- 55 to 125	°C

Table 1-4. DC Characteristics ($V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$)

Parameters		Symbols	Test Conditions	Min	Typ	Max	Units
Supply Voltage		V_{DD}	$250\text{kHz} \leq f_{OSC} \leq 3.9\text{MHz}$	1.8	3.0	3.6	V
			$3.9\text{MHz} < f_{OSC} \leq 6\text{MHz}$	2.2	3.0	3.6	
Operating Temperature		T_A	—	-20	—	85	°C
High-Level Input Voltage		V_{IH1}	All input pins except X_{IN}	$0.7 V_{DD}$	—	V_{DD}	V
		V_{IH2}	X_{IN}	$V_{DD}-0.3$	—	V_{DD}	V
Low-Level Input Voltage		V_{IL1}	All input pins except X_{IN}	0	—	$0.3 V_{DD}$	V
		V_{IL2}	X_{IN}	0	—	0.3	V
High-Level Output Current P2.0		I_{OH1}	$V_O = 2.0\text{ V}$	-6.0	-9	-1.4	mA
Low-Level Output Current P2.0		I_{OL1}	$V_O = 0.4\text{ V}$	1.5	3.0	4.5	mA
Low-Level Output Current	P3 Output	I_{OL2}	$V_O = 0.4\text{ V}$	0.5	1.0	2.0	mA
	P2.1-P2.3			1.5	3.0	4.5	
	P2.4-P2.6			0.5	1.0	2.0	

Table 1-4. DC Characteristics ($V_{DD} = 3\text{ V}$, $T_A = 25^\circ\text{C}$) (Continued)

Parameters	Symbols	Test Conditions	Min	Typ	Max	Units
High-Level Input Leakage Current	I_{LH1}	$V_I = V_{DD}$ All input pins except X_{IN}	–	–	3	μA
	I_{LH2}	X_{IN}	–	3	10	
	I_{LIL1}	X_{IN}	-0.6	-3	-10	
Low-level Input Leakage Current	I_{LIL1}	X_{IN}	-0.6	-3	-10	
High-level Output Leakage Current	I_{LOH}	$V_O = V_{DD}$ All output pins except P2.0	–	–	3	μA
Pull-up Resistance of Input Port	R	$V_{DD} = 3\text{ V}$ $V_I = 0\text{ V}$	30	70	150	$\text{K}\Omega$
Average Supply Current	I_{DD}	$V_{DD} = 3\text{ V}$ Crystal/resonator Non-divide option $f_{OSC} = 1\text{ MHz}$ Divide-8 option $f_{OSC} = 6\text{ MHz}$	–	0.5	1.0	mA
HALT Current	I_{DDH}	$f_{OSC} = 0$	–	–	1.0	μA
Clock Frequency	f_{XX}	Crystal/ceramic	250	–	1000	kHz
Oscillator Frequency	f_{OSC}	Crystal/ceramic Non-divide option	250	–	1000	
		Crystal/ceramic Divide-8 option	2000		6000	

FUNCTIONAL DESCRIPTION

Program Memory (ROM)

The KS51840's program memory consists of a 1024-byte ROM, organized in 16 pages. Each page is 64 bytes long. (See Figure 1-8).

ROM addressing is supported by a 10-bit register made up of two sub-registers: a 4-bit Page Address register (PA), and a 6-bit Program Counter (PC).

Pages 0 through 15 (FH) can each access 64 (3FH) bytes.

ROM addressing occurs as follows: The 10-bit register selects one of the ROM's 1024-bytes. A new address is then loaded into the PC register during each instruction cycle.

Unless a transfer-of-control instruction such as JP, CALL, or RET is encountered, the PC is loaded with the next sequential 6-bit address in the page, PC + 1. In this case, the next address of 3FH would be 00H.

Only the PAGE instruction can change the Page Buffer (PB) to a specified value.

When a JP or CALL instruction is executed, and if the Status Flag is set to "1", the contents of the PB are loaded into the PA register. If the Status Flag is "0", however, the JP or CALL is executed like NOP instruction in an instruction cycle and the Status Flag is set to "1". After that, program execution proceeds.

Page-In Addressing

All instructions, including, JP and CALL, can be executed by page. (See Figure 1-9). When the Status Flag is "1", a JP or CALL causes a program to branch to its address (operand) in a page.




Figure 1-8. Page-In Addressing

Page-To-Page Addressing

When a PAGE instruction occurs, and if the Status Flag is "1", a JP or CALL instruction will cause a program to branch to its address (operand) across the page (See Figure 1-10).





Figure 1-9. Page-to-Page Addressing



The 10-bit register points one of 1024 bytes at addresses 0000H to 0F3FH. After reset, it points to 0FXXH for execution in the first instruction cycle. It then becomes 0F00H in the next instruction cycle.




Figure 1-10. KS51840 Program Memory Map

DATA MEMORY (RAM)

The KS51840's data memory consists of a 32-nibble RAM which is organized into two files of 16 nibbles each (See Figure 1-12).

RAM addressing is implemented by a 7-bit register, HL.

It's upper 3-bit register (H) selects one of two files and its lower 4-bit register (L) selects one of 16 nibbles in the selected file.

Instructions which manipulate the H and L registers are as follow:

Select a file :

MOV	H,#n	; $H \leftarrow \#n$, where n must be 0,4
NOT	H	; Complement MSB of H register

Select a nibble in a selected file :

MOV	L,A	; $L \leftarrow A$
MOV	L,A,@HL	; $L \leftarrow M(H,L)$
MOV	L,#N	; $L \leftarrow \#n$, where $0 \leq n \leq 0FH$
INCS	L	; $L \leftarrow L + 1$
DECS	L	; $L \leftarrow L - 1$




Figure 1-11. KS51840 Data Memory Map

REGISTER DESCRIPTIONS

Stack Register (SR)

Three levels of subroutine nesting are supported by a three-level stack as shown in Figure 1-13.

Each subroutine call (CALL) pushes the next PA and PC address into the stack. The latest stack to be stored will be overwritten and lost. Each return instruction (RET) pops the stack back into the PA and PC registers.




Figure 1-12. Stack Operations

Page Address Register (PA), Page Buffer Register (PB)

The Page Address Register (PA) and Page Buffer Register (PB) are 4-bit registers. The PA always specifies the current page.

A page select instruction (PAGE #n) loads the value “n” into the PB. When JP or CALL instruction is executed, and if the Status Flag (SF) is set to 1, the contents of PB are loaded into PA. If SF is “0”, however, the JP or CALL is executed like NOP instruction and SF is set to “1”. The contents of PB don’t be loaded. Figure 1-14 illustrates this concept.




Figure 1-13. PA, PB Operations

Arithmetic Logic Unit (ALU), Accumulator (A)

The SMCS-51 CPU contains an ALU and its own 4-bit register (accumulator) which is the source and destination register for most I/O, arithmetic, logic, and data memory access operations.

Arithmetic functions and logical operations will set the status flag (SF) to "0" or "1"

Status Latch (SL)

The Status latch (SL) flag is an 1-bit flip-flop register. Only the "CPNE L,A" instruction can change the value of SL.

If the result of a "CPNE L,A" instruction is true, the SL is set to "1"; If not true, to "0".

Status Flag : SF

The Status Flag (SF) is a 1-bit flip-flop register which enables programs to conditionally skip an instruction. All instructions, including JP and CALL, are executed when SF is "1".

But if SF is "0", the program executes NOP instruction instead of JP or CALL and resets SF to "1". Then, program execution proceeds. The following instructions set the SF to "0":

- **Arithmetic Instructions**

ADDS	A, #n	; if no carry
ADDS	A,@HL	; if no carry
INCS	A,2HL	; if no carry
INCS	A	; if no carry
INCS	L	; if no carry
SUBS	A,@HL	; if no carry
DECS	A,@HL	; if no carry
DECS	A	; if no carry
DECS	L	; if no carry

- **Compare Instructions**

CPNE	@HL,A	; if M(H,L) = (A)
CPNZ	@HL	; if M(H,L) = 0
CPNE	L,#n	; if (L) = #
CPNE	L,A	; if (L) = (A)
CPNE	A,@HL	; if (A) > M(H,L)
CPNZ	P0	; if (P0) = 0
CPBT	@HL,b	; if M (H,L,b) ≠ 1

- **Data Transfer Instructions**

MOV	@HL+,A	; if no carry
MOV	@HL_,A	; if borrow

- **Logical Instructions**

NOTI	A	; if (A) ≠ 0 after operation
------	---	------------------------------

INPUT PORTS : P0, P1

The P0 and P1 input ports have internal pull-up 30-150 k Ω resistors, (See I/O circuit type A), each multiplexed to a common bus (See Figure 1-15). If the P2.13 pin is programmed to low, then port 0 is selected as the input port. Otherwise, if the P2.13 pin high, port 1 is selected.




Figure 1-14. KS51840 Input Port

OUTPUT PORTS : P2, P3

The P2 and P3 output ports can be configured as push-pull (P2.0/REM only) and open drain (P2.1-P2.6, P3.0-P3.3) as follows:

- Standard push-pull : A CMOS push-pull buffer with N-channel transistor to ground in conjunction with a P-channel transistor to V_{DD}, compatible with CMOS and TTL. (See I/O Circuit Type B).
- N-channel open drain : An N-channel transistor to ground, compatible with CMOS and TTL. (see I/O Circuit Type C and D).

P2.0, P2.2-P2.5 and P3.0-P3.3 pins become low state in halt mode.

The L register specifies P2 output pins (P2.0/REM-P2.6, P2.9-P2.10, P2.12, and P2.13) individually as follows:

- SETB P2.(L) : Set port 2 bits to correspond to L-register contents.
- CLRB P2.(L) : Clear port 2 bits to correspond to L-register contents.

P3 output pins P3.0-P3.3 are parallel output pins.

For the KS51840, only the 4-bit accumulator outputs its value to the P3 port by the output instruction "OUT P3, @SL+ A" (the value of the Status Latch (SL) does not matter).

TRANSMISSION CARRIER FREQUENCY

One of four carrier frequencies can be selected and transmitted through the P2.0/REM pin by programming the internal P2.9, P2.10 and P2.0 pins (See Table 1-5). Figure 1-16 shows a simplified diagram of the various transmission circuits.

Table 1-5. Carrier Frequency Selection Table

P2.10	P2.9	Carrier Frequency of P2.0/REM Pin
0	0	$f_{xx}/12$, 1/3 duty
0	1	$f_{xx}/8$, 1/2 duty
1	0	$f_{xx}/12$, 1/4 duty
1	1	No carrier




Figure 1-15. Diagram of Transmission Circuits

HALT MODE

The HALT mode is used to reduce power consumption by stopping the clock and holding the states of all internal operations fixed. This mode is very useful in battery-powered instruments. It also holds the controller in wait status for external stimulus to start some event. The KS51840 can be halted by programming the P2.12 pin high, and by forcing P0 input pins (P0.0-P0.3) to high and P1 input pins (P1.0-P1.3) to high, concurrently (See Figure 1-17). When in HALT mode, the internal circuitry does not receive any clock signal, and all P2, P3 output pins become low states. However, P2.1 and P2.6 pins retain their programmed values until the device is re-started as follows:

- Forcing any P0 and P1 input pins to low : system reset occurs and it continues to operate from the reset address.

An oscillation stabilization time of 13 msec in fxx = 455 kHz crystal oscillation is needed for stability (See Figure 1-18).




Figure 1-16. Block Diagram of HALT Logic




Figure 1-17. Release Timing for HALT or RESET to Normal Mode in Crystal Oscillation

RESET

All reset operations are internal in the KS51840. It has an internal power-on reset circuit consisting of a 7 pF capacitor and a 1 M Ω resistor (See Figure 1-19). The controller also contains an auto-reset circuit that resets the chip every 131,072 oscillator clock cycles (288 ms at a f_{xx} = 455 kHz clock frequency). The auto-reset counter is cleared by the rising edge of a internal P2.0 pin, by HALT, or by the power-on reset pulse (See Figure 1-20). Therefore, no clocks are sent to the counter and the time-out is suspended in HALT mode. When a reset occurs during program execution, a transient condition occurs. The PA register is immediately initialized to 0FH. The PC, however, is not reset to 0H until one instruction cycle later. For example, if PC is 1AH when a reset pulse is generated, the instruction at 0F1AH is executed, followed by the instruction at 0F00H.

After a reset, approximately 13 msec is needed before program execution proceeds (assuming f_{xx} = 455 kHz ceramic oscillation).

Upon initialization, registers are set as follows:

- PC register to 0 in next instruction cycle
- PA and PB registers to 0FH (15th page)
- SF and SL registers to 1
- HL registers to unknown state
- All internal/external output pins (P3.0-P3.3, P2.0/REM-P2.6, P2.9, P2.10, P2.12 and P2.13) to low.




Figure 1-18. KS51840's Power-on Reset Circuit




Figure 1-19. Auto Reset Block Diagram

OSC DIVIDE OPTION CIRCUIT

The OSC Divide Option Circuit provides a maximum 1MHz f_{xx} system clock. f_{OSC} which is generated in oscillation circuit is divided eight or non-divide in this circuit to produce f_{xx} . This dividing ratio will be chosen by mask option. (See Figure 1-21)

f_{OSC} : Oscillator clock

f_{xx} : System clock (f_{OSC} or $f_{OSC}/8$)

f_{CPU} : CPU clock ($f_{CPU} = f_{xx}/6$)

1 instruction cycle clock






Figure 1-20. KS51840 OSC Divide Option Circuit

PACKAGE DIMENSIONS




NOTE: Dimensions are in millimeters.

Figure 1-21. 24 SOP-375



NOTE: Dimensions are in millimeters.

Figure 1-22. 20 SOP-375



NOTE: Dimensions are in millimeters.

Figure 1-23. 20 SOP-300




Figure 1-24. 20 DIP-300A

3 INSTRUCTION SET

OVERVIEW

Abbreviations and symbols table specifies internal architecture, instruction operand and operational symbols.

As mentioned before, JP and CALL instructions are executed normally only when SF is high. If SF is low, the program executes NOP instruction instead of them and sets SF to high. And then, the program executes a next instruction. In addition, JPL and CALL are long jump and long call instructions which consists of PAGE and JP/CALL instructions.

Table 3-1. Abbreviations and Symbols

Symbol	Description	Symbol	Description
L	L register (4 bits)	SF	Status Flag
A	Accumulator (4 bits)	P3	P3-output
(L)	The contents of the L register	P0	P0 input (4 bits)
(A)	The contents of the accumulator	D	Any binary number
SL	Status latch (1 bit)	DST	Destination operand
PB	Page buffer register (4 bits)	C	Carry Flag
PA	Page address register (4bits)	SRC	Source operand
P2	P2-output	REG	Register
PC	Program counter	←	Transfer
SR	Stack register	+	Addition or increment by 1
H	H register	≤	Equal or less than
M	RAM addressed by H and L registers	()	The complement of the contents
(H)	The contents of the H register	@	Indirect register address prefix
M (H,L)	The contents of the RAM addressed by H,L	#n	Constant n (immediate 3or 4-bit data)
b	Bit address of the RAM [(H,L)] addressed by H,L	↔	Is exchanged with
≠	Not equal to	–	Subtract or decrement by 1

Table 3-2. Instruction Set Summary

Mnemonic	Operand	Description
MOV Instructions		
MOV	L,A	Move A to register L
MOV	A,L	Move L register to A
MOV	@HL,A	Move A to indirect data memory
MOV	A,@HL	Move indirect data memory to A
MOV	L,@HL	Move indirect data memory to register L
MOV	@HL+,A	Move A to indirect data memory and increment register L
MOV	@HL-,A	Move A to indirect data memory and decrement register L
MOV	L,#n	Move immediate data to register L
MOV	H,#n	Move immediate data to register H
MOV	@HL+,#n	Move immediate data to indirect data memory and increment register L
MOVZ	@HL,A	Move A to indirect data memory and clear A
XCH	@HL,A	Exchange A with indirect data memory
PAGE	#n	Set PB register to n
Program Control Instructions		
CPNE	@HL,A	Compare A to indirect data memory and set SF if not equal
CPNZ	@HL	Set SF if indirect data memory
CPNE	L,A	Compare A to register L, set SF and SL if not equal
CPNE	L,#n	Compare immediate data to register L and set SF if not equal
CPLE	A,@HL	Set SF if A is less than or equal to indirect data memory
CPNZ	P0	Set SF if A is less than or equal to indirect data memory
CPBT	@HL,b	Test indirect data memory bit and set SF if indirect bit is one
JP	dst	Jump if SF flag is set
CALL	dst	Call subroutine if SF is set
RET		Return from subroutine
I/O Instructions		
SETB	P2.(L)	Set bit
CLRB	P2.(L)	Clear bit
IN	A,P0	Input P0 to A
OUT	P3,@SL+A	Output A to P3-PLA output port
Logical Instructions		
NOTI	A	Complement A and increment A
NOT	H	Complement MSB of H register
CLR	A	Clear
Arithmetic Instructions		
ADDS	A,@HL	Add indirect data memory to A
ADDS	A,#n	Add immediate data to A
SUBS	A,@HL	Subtract A from indirect data memory
INCS	A,@HL	Increment indirect data memory and load the result in A
INCS	L	Increment register L
INCS	A	Increment A
DECS	A	Decrement A
DECS	A,@HL	Decrement indirect data memory and load the result in A
DECS	L	Decrement register L
Bit Manipulation Instruction		
SETB	@HL.b	Set indirect data memory bit
CLRB	@HL.b	Clear indirect data memory bit

Upper Nibble (Hex)		Lower Nibble (Hex) →															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	CPNE @HL,A	CPLE A,@HL	CPNE L,A	XCH @HL,A	DECS L	INCS L	ADDS A,@HL	DECS A,@HL	IN A,P0	NOT H	OUT P3,@SL+A			CLRB P2.(L)	SETB P2.(L)	CPNZ P0	RET
1	PAGE #n	→															
2	MOV L,A	MOV A,@HL	MOV L,@HL	MOV A,L	MOV @HL-,A	MOV @HL+,A	MOVZ @HL,A	MOV @HL,A	MOV H,#n	→							
3	SETB @HL.b	→			CLRB @HL.b	→			CPBT @HL.b	→			SUBS A,@HL	NOTI A	INCS A,@HL	CPNZ @HL	
4	MOV L,#n	→															
5										CPNE L,#n	→						
6	MOV @HL+#N	→															
7	INCS A	ADDS A,#n	→					DECS A	ADDS A,#n	→						CLR A	
8	JP	→															
9	JP	→															
A	JP	→															
B	JP	→															
C	CALL	→															
D	CALL	→															
E	CALL	→															
F	CALL	→															

Figure3-1. KS51 Opcode Map

INSTRUCTION SET

MOV L,A

Binary Code:	0 0 1 0	0 0 0 0
Description:	The contents of the accumulator are moved to register L. The contents of the source operand are not affected.	
Operation:	$(L) \leftarrow (A)$	
Flags:	SF : Set to one SL : Unaffected	
Example:	CLR A ; Clear the contents of A MOV L,A ; Move 0H to REG L	

MOV A,L

Binary Code:	0 0 1 0	0 0 1 1
Description:	The contents of register L are moved to the accumulator. The contents of the source operand are not affected.	
Operation:	$(A) \leftarrow (L)$	
Flags:	SF : Set to one SL : Unaffected	
Example:	MOV L,#3H ; Move 3H to REG L MOV A,L ; Move 0H to A	

MOV @HL,A

Binary Code:	0 0 1 0	0 1 1 1
Description:	The contents of the accumulator are moved to the data memory whose address is specified by registers H and L. The contents of the source operand are not affected.	
Operation:	$M[(H,L)] \leftarrow (A)$	
Flags:	SF : Set to one SL : Unaffected	
Example:	CLR A ; Clear the contents of A MOV H,#0H ; Move 0H to REG H MOV L,#3H ; Move 3H to REG L MOV @HL,A ; Move 0H to RAM address 03H	

MOV A,@HL

Binary Code:	0 0 1 0	0 0 0 1
Description:	The contents of the data memory addressed by registers H and L are moved to accumulator. The contents of the source operand are not affected.	
Operation:	$(A) \leftarrow M[(H,L)]$	
Flags:	SF : Set to one SL : Unaffected	
Example:	Assume HL contains 04H MOV A,@HL ; Move contents of RAM addressed 04H to A	

MOV L,@HL

Binary Code:	0 0 1 0	0 0 1 0
Description:	The contents of the data memory addressed by registers H and L are moved to register L. The contents of the source operand are not affected.	
Operation:	$(L) \leftarrow M[(H,L)]$	
Flags:	SF : Set to one SL : Unaffected	
Example:	Assume HL contains 04H MOV L,@HL ; Move contents of RAM address 4H to REG L CPNE L,#5H ; Compare 5H to REG L values JP XX ; jump to XX if REG L value is not 5H JP YY ; Jump to YY if REG L value is 5H	

MOV @HL+,A

Binary Code:	0 0 1 0	0 1 0 1
Description:	The contents of the accumulator are moved to the data memory addressed by registers H,L; L register contents are incremented by one. The contents of the source operand are not affected.	
Operation:	$M[(H,L)] \leftarrow (A), L \leftarrow L + 1$	
Flags:	SF : Set if carry occurs; cleared otherwise SL : Unaffected	
Example:	MOV H,#0H MOV L,#0FH CLR A MOV @HL+A ; Move 0H to RAM address 0FH and increment REG L value by one JP PRT ; jump to PRT, since there is a carry from increment	

INSTRUCTION SET

MOV @HL-A

Binary Code:

0 0 1 0	0 1 0 0
---------	---------

Description: The contents of accumulator are moved to the data memory addressed by registers H,L;
L register contents are decremented by one.
The contents of the source operand are not affected.

Operation: $M[(H,L)] \leftarrow (A), L \leftarrow L - 1$

Flags: SF : Set if no borrow; cleared otherwise
SL : Unaffected

Example:

```
MOV    H,#0H
MOV    L,#3H
CLR    A
MOV    @HL-,A
JP     ABC
```

MOV L,#N

Binary Code:

0 1 0 0	d d d d
---------	---------

Description: The 4-bit value specified by n (data) is loaded into register L.
The contents of the source operand are not affected.

Operation: $(L) \leftarrow \#n$

Flags: SF : Set to one
SL : Unaffected

Example:

```
MOV    L,#8H           ; 8H is moved to REG L
```

MOV H,#n

Binary Code:

0 0 1 0	1 d d d
---------	---------

Description: The 3-bit value specified by n (data) is moved to register H.
The contents of the source operand are not affected.

Operation: $(H) \leftarrow \#n$

Flags: SF : Set to one
SL : Unaffected

Example:

```
MOV    H,#4H           ; 4H is moved into REG H
```

MOV @HL, #n

Binary Code:	<table border="1"><tr><td>0 1 1 0</td><td>d d d d</td></tr></table>	0 1 1 0	d d d d
0 1 1 0	d d d d		
Description:	The 4-bit value specified by n (data) is moved to data memory addressed by registers H,L; L register contents are incremented by one. The contents of the source operand are not affected.		
Operation:	$M[(H,L)] \leftarrow \#n, L \leftarrow L + 1$		
Flags:	SF : Set to one SL : Unaffected		
Example:	<pre> MOV H,#0H MOV L,#7H MOV @HL,#9H ; Move 9H to RAM address 07H and increment REG L value ; by one, then REG L contains 8H </pre>		

MOVZ @HL,A

Binary Code:	<table border="1"><tr><td>0 0 1 0</td><td>0 1 1 0</td></tr></table>	0 0 1 0	0 1 1 0
0 0 1 0	0 1 1 0		
Description:	The contents of the accumulator are moved to the data memory addressed by registers H,L; accumulator contents are cleared to zero.		
Operation:	$M[(H,L)] \leftarrow (A), (A) \leftarrow 0$		
Flags:	SF : Set to one SL : Unaffected		
Example:	<pre> MOV L,#3H MOV A,L MOVZ @HL,A ; Move 3H to indirect RAM and clear A to zero MOV L,A ; Move 0H to REG L SETB P2.(L) ; Set P2.0 to 1 </pre>		

XCH @HL,A

Binary Code:	<table border="1"><tr><td>0 0 0 0</td><td>0 0 1 1</td></tr></table>	0 0 0 0	0 0 1 1
0 0 0 0	0 0 1 1		
Description:	This instruction exchanges the contents of the data memory addressed by registers H and L with the accumulator contents.		
Operation:	$M[(H,L)] \leftrightarrow (A)$		
Flags:	SF : Set to one SL : Unaffected		
Example:	<pre> MOV H,#0H MOV L,#6H CLR A ; Clear A to zero ADDS A,#5H ; Add 5H to A XCH @HL,A ; Exchange 5H with contents of RAM address 06H </pre>		

INSTRUCTION SET

PAGE #n

Binary Code:

0 0 0 1	d d d d
---------	---------

Description: The immediate 4-bit value specified by n (data) is loaded into the PB register.

Operation: $(PB) \leftarrow \#n$

Flags: SF : Set to one
SL : Unaffected

Example: PAGE #3H ; Move 3H to page buffer
JP AN ; Jump to label AN located at page 3 if SF is one;
otherwise, it is skipped

CPNE @HL,A

Binary Code:

0 0 0 0	0 0 0 0
---------	---------

Description: The contents of accumulator are compared to the contents of indirect data memory; an appropriate flag is set if their values are not equal.
The contents of both operands are unaffected by the comparison.

Operation: $M[(H,L)] \neq (A)$

Flags: SF : Set if not equal, cleared otherwise
SL : Unaffected

Example: CLR A
ADDS A,#3H
MOV H,#0H
MOV L,#6H
CPNE @HL,A ; Acc value 3H is compared to contents of RAM address 06H
JP OA ; Jump to OA if values of RAM address 06H are not 3h
JP OB ; Jump to OB if values of RAM address 06H are 3H

CPNZ @HLBinary Code:

0 0 1 1	1 1 1 1
---------	---------

Description: This instruction compares the magnitude of indirect data memory with zero, and the appropriate flag is set if their values are not equal, i.e., if the contents of indirect data memory are not zero.

The contents of operand are unaffected by the comparison.

Operation: $M[(H,L)] \neq 0$

Flags: SF : Set if not zero, cleared otherwise

SL : Unaffected

Example: Assume the contents of RAM address are 4H

CPNZ @HL ; Compare 4H with zero

JP EQ ; Jump to EQ because the result is not equal

JP WAIT

CPNE L,ABinary Code:

0 0 0 0	0 0 1 0
---------	---------

Description: The contents of the accumulator are compared to the contents of register L; the appropriate flags are set if their values are not equal.

The contents of both operands are unaffected by the comparison.

Operation: $(L) \neq (A)$

Flags: SF : Set if not equal, cleared otherwise

SL : Set if not equal, cleared otherwise

Example: Assume REG L contains 5H, A contains 4H

CPNE L,A ; Compare A to REG L values

JP K1 ; Jump to K1 because the result is not equal

JP K2

INSTRUCTION SET

CPNE L,#n

Binary Code:

0 1 0 1	d d d d
---------	---------

Description: This instruction compare the immediate 4 bit data n with the contents of register L, and sets an appropriate flag if their values are not equal.
The contents of both operands are unaffected by the comparison.

Operation: $(L) \neq \#n$

Flags: SF : Set if not equal, cleared otherwise
SL : Unaffected

Example: CLR A
ADD5 A,#4H
MOV L,A
CPNE L,#5H ; Compare immediate data 5H to REG L values
JP K3 ; Jump to K3 because the result is not equal

CPNE A,@HL

Binary Code:

0 0 0 0	0 0 0 1
---------	---------

Description: The contents of indirect data memory are compared to the contents of the accumulator. Appropriate flags are set if the contents of the accumulator are less than or equal to the contents of indirect data memory.
The contents of both operands are unaffected by the comparison.

Operation: $(A) \leq M[(H,L)]$

Flags: SF : Set if less than or equal to, cleared otherwise
SL : Unaffected

Example: Assume RAM address holds 8H
CPLE A,@HL ; Compare 8H to A values
JP MAR ; Jump to MAR if $0H \leq A \leq 8H$
JP BPR ; Jump to BPR if $9H \leq A \leq 0FH$

CPNZ P0

Binary Code:	0 0 0 0	1 1 1 0
Description:	The instruction compares the contents of Port 0 with zero. Appropriate flags are set if their values are not equal, i.e., if the contents of Port 0 are not zero. The contents of the operand are unaffected by the comparison.	
Operation:	(P0) $\neq$ 0	
Flags:	SF : Set if not zero, cleared otherwise SL : Unaffected	
Example:	MOV L,#0DH CLRB P2.(L) ; Clear P2.13, i.e., select P0 input CPNZ P0 ; Compare P0 to zero JP KEYIN ; Jump to KEYIN if P0 $\neq$ 0 JP NOKEY ; Jump to NOKEY if P0 = 0	

CPBT @HL,b

Binary Code:	0 0 1 1	1 0 d d
Description:	CPBT tests indirect data memory bit and sets appropriate flags if the bit value is one. The contents of operand are unaffected by the test.	
Operation:	M [(H,L)] = 1	
Flags:	SF : Set if one, cleared otherwise SL : Unaffected	
Example:	MOV H,#0H MOV L,#0BH CPBT @HL,3 ; Test RAM address 0BH bit 3 JP Q1 ; Jump to Q1 if RAM address bit 3 is 1 JP Q2 ; Jump to Q2 if RAM address bit 3 is 0	

INSTRUCTION SET

JP dst

Binary Code:

1 0 d d	d d d d
---------	---------

Description: The JP transfers program control to the destination address if the SF is one. The conditional jump replaces the contents of the program counter with the address indicated and transfers control to that location. Had the SF flag not been set, control would have proceeded with the next instruction.

Operation: If SF = 1 ; $PC \leftarrow (W)$, $PA \leftarrow PB$

Flags: SF : Set to one
SL : Unaffected

Example: JP SUTIN1 ; This instruction will cause program execution to branch to the instruction at label SUTIN; SUTIN1 must be within the current page

CALL dst

Binary Code:

1 1 d d	d d d d
---------	---------

Description: If the SF flag is set to 1, this instruction calls a subroutine located at the indicated address, and then pushes the current contents of the program counter to the top of the stack. The program counter value used is the address of the first instruction following the CALL ins. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure, the return (RET) instruction can be used to return to the original program flow.

Operation: If SF = 1 ; $SRI \leftarrow PC + 1$, $PSRI \leftarrow PA$
 $PC \leftarrow I(W)$, $PA \leftarrow PB$

Flags: SF : Set to one
SL : Unaffected

Example: CALL ACD1 ; CALL subroutine located at the label ACD1 where ACD1 must be within the current page

RET

Binary Code:

0 0 0 0	1 1 1 1
---------	---------

Description: This instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement executed is that addressed by the new contents of the program counter.

Operation: $PC \leftarrow SRI$, $PB \leftarrow PSRI$
 $PA \leftarrow PB$

Flags: SF : Set to one
SL : Unaffected

Example: RET ; Return from subroutine

SETB P2.(L)

Binary Code:	0 0 0 0	1 1 0 1
Description:	This instruction sets the Port 2 bit addressed by register L without affecting any other bits in the destination.	
Operation:	$P2.(L) \leftarrow 1$	
Flags:	SF : Set to one SL : Unaffected	
Example:	MOV L,#0H SETB P2.(L) ; Set P2.0 to 1	

CLRB P2.(L)

Binary Code:	0 0 0 0	1 1 0 0
Description:	This instruction clears the Port 2 bit addressed by register L without affecting any other bits in the destination.	
Operation:	$P2.(L) \leftarrow 0$	
Flags:	SF : Set to one SL : Unaffected	
Example:	MOV L,#0H CLRB P2.(L) ; Clear P2.0 to 0	

IN A,P0

Binary Code:	0 0 0 0	1 0 0 0
Description:	Data present on Port n is transferred (read) to the accumulator.	
Operation:	$(A) \leftarrow (P_n) (n = 0,1)$	
Flags:	SF : Set to one SL : Unaffected	
Example:	IN A,P0 ; Input port 0 data to Acc MOV L,A CPNE L,#3H JP OX ; Jump to OX if port 0 data $\neq$ 3H JP QP ; Jump to QP if port 0 data = 3H	

INSTRUCTION SET

OUT P3,@SL+A

Binary Code:

0 0 0 0	1 0 1 0
---------	---------

Description: The contents of the accumulator and SL are transferred to the P3 Output register.

Operation: $(P3 \text{ Output register}) \leftarrow (A) + (SL)$

Flags: SF : Set to one
SL : Unaffected

Example: CLR A
OUT P3,@SL+A ; Zero output on port 3

NOTI A

Binary Code:

0 0 1 1	1 1 0 1
---------	---------

Description: The contents of the accumulator are complemented; all 1 bits are changed to 0, and vice-versa, and then incremented by one.

Operation: $(A) \leftarrow (A)$, $(A) \leftarrow (A) + 1$

Flags: SF : Set if the result is zero, cleared otherwise
SL : Unaffected

Example: CLR A
ADDS A,#7H
NOTI A ; Complement 7H (0111B) and increment the result by one;
the instruction NOTI A then leaves 9H (1001B) in A

NOT H

Binary Code:	0 0 0 0	1 0 0 1	
Description:	The MSB of register H is complemented,		
Operation:	$(H) \leftarrow (H)$		
Flags:	SF : Set to one SL : Unaffected		
Example:	MOV	H,#4H	
	NOT	H	; Complement 4H (100B), then it leaves 00H (000B) in REG H

CLR A

Binary Code:	0 1 1 1	1 1 1 1	
Description:	The contents of the accumulator are cleared to zero (all bits set on zero).		
Operation:	$(A) \leftarrow 0$		
Flags:	SF : Set to one SL : Unaffected		
Example:	CLR	A	; A value are cleared to zero

ADDS A,@HL

Binary Code:	0 0 0 0	0 1 1 0	
Description:	ADDS adds the contents of indirect data memory to accumulator, leaving the result in the accumulator. The contents of the source operand are unaffected.		
Operation:	$(A) \leftarrow M[(H,L)] + (A)$		
Flags:	SF : Set if a carry occurred, cleared otherwise SL : Unaffected		
Example:	Assume RAM address holds 5H		
	CLR	A	; Clear A to zero
	ADDS	A,@HL	; This instruction will leaves 5H in A

INSTRUCTION SET

ADDS A,#n

Binary Code:	<table border="1"><tr><td>0 1 1 1</td><td>d d d d</td></tr></table>	0 1 1 1	d d d d
0 1 1 1	d d d d		
Description:	The specified 4-bit data n is added to the accumulator and the sum is stored in the accumulator.		
Operation:	$(A) \leftarrow (A) + \#n$		
Flags:	SF : Set if a carry occurred, cleared otherwise SL : Unaffected		
Example:	CLR A ; Clear A to zero ADDS A,#4H ; Add 4H to A, it leaves 4H in A		

SUBS A,@HL

Binary Code:	<table border="1"><tr><td>0 0 1 1</td><td>1 1 0 0</td></tr></table>	0 0 1 1	1 1 0 0
0 0 1 1	1 1 0 0		
Description:	SUBS subtracts the contents of accumulator from the contents of indirect data memory, leaving the result in the accumulator. The contents of source operand are unaffected.		
Operation:	$(A) \leftarrow M[(H,L)] - (A)$		
Flags:	SF : Set if no borrow occurred, cleared otherwise SL : Unaffected		
Example:	Assume RAM address holds 0CH MOV L,#8H MOV A,L SUBS A,@HL ; Subtract A from 0CH; it will leave 4H in A		

INCS A,@HL

Binary Code:	<table border="1"><tr><td>0 0 1 1</td><td>1 1 1 0</td></tr></table>	0 0 1 1	1 1 1 0
0 0 1 1	1 1 1 0		
Description:	The contents of indirect data memory are incremented by one and the result is loaded into the accumulator. The contents of indirect data memory are unaffected.		
Operation:	$(A) \leftarrow M[(H,L)] + 1$		
Flags:	SF : Set if a carry occurred, cleared otherwise SL : Unaffected		
Example:	Assume RAM address holds 6H CLR A ; Clear A to zero INCS A,@HL ; Increment 6H by one and leave 7H in A		

INCS L

Binary Code:

0 0 0 0	0 1 0 1
---------	---------

Description: The contents of the L register are incremented by one.

Operation: $(L) \leftarrow (L) + 1$

Flags: SF : Set if a carry occurred, cleared otherwise
SL : Unaffected

Example: `MOV L, #5H`
`INCS L ; Increment REG L value 5H by one`

INCS A

Binary Code:

0 1 1 1	0 0 0 0
---------	---------

Description: The contents of the accumulator are incremented by one.

Operation: $(A) \leftarrow (A) + 1$

Flags: SF : Set if no borrow occurred, cleared otherwise
SL : Unaffected

Example: `MOV L, #5H`
`MOV A, L`
`INCS A ; Increment 5H by one`

DECS A

Binary Code:

0 1 1 1	0 1 1 1
---------	---------

Description: The contents of the accumulator are decremented by one.

Operation: $(A) \leftarrow (A) - 1$

Flags: SF : Set if a carry occurred, cleared otherwise
SL : Unaffected

Example: `MOV L, #0BH`
`MOV A, L`
`DECS A ; The instruction leaves the value 0AH in A`

INSTRUCTION SET

DECS A,@HL

Binary Code:

0 0 0 0	0 1 1 1
---------	---------

Description: The contents of the data memory addressed by the H and L registers are decremented by one and the result is loaded in the accumulator.
But the contents of data memory are not affected.

Operation: $(A) \leftarrow M[(H,L)] - 1$

Flags: SF : Set if a carry occurred, cleared otherwise
SL : Unaffected

Example: Assume RAM address holds 5h

MOV L,#0AH

MOV A,L

DECS A,@HL ; Decrement the value 5H by one, and the result value 4H is loaded in A

DECS L

Binary Code:

0 0 0 0	0 1 0 0
---------	---------

Description: The contents of the L register are decremented by one.

Operation: $(L) \leftarrow (L) - 1$

Flags: SF : Set if no borrow occurred, cleared otherwise
SL : Unaffected

Example: MOV L,#3H

DECS L ; This instruction leaves the value 2H in REG L

SETB @HL,b

Binary Code:

0 0 1 1	0 0 d d
---------	---------

Description: This instruction sets indirect data memory bit addressed by registers H and L without affecting any other bits in the destination.

Operation: $b \leftarrow 1$ (b = 0,1,2,3)

Flags: SF : Set to one
SL : Unaffected

Example: MOV H,#0H

MOV L,#5H

SETB @HL.2 ; Set RAM address 05H bit 2 to 1

DECS A,@HL

Binary Code:	<table border="1"><tr><td>0 0 1 1</td><td>0 1 d d</td></tr></table>	0 0 1 1	0 1 d d
0 0 1 1	0 1 d d		
Description:	This instruction clears the indirect data memory bit addressed by registers H and L without affecting any other bits in the destination.		
Operation:	$b \leftarrow 1$ (b = 0,1,2,3)		
Flags:	SF : Set to one SL : Unaffected		
Example:	MOV H,#0H MOV L,#5H CLRB @HL.3 ; Clear RAM address 05H bit 3 to zero		

4

DEVELOPMENT TOOLS

SMDS

The Samsung Microcontroller Development System, SMDS, is a complete PC-based development environment for KS51840 microcontroller. The SMDS is powerful, reliable, and portable. The SMDS tool set includes a versatile debugging utility, trace with built-in logic analyzer, and performance measurement applications.

Its window-oriented program development structure makes SMDS easy to use. SMDS has three components:

- IBM PC- compatible SMDS software, all device-specific development files, and the SAMA assembler.
- Development system kit including main board, personality board, SMDS manual, and target board adapter, if required.
- Device-specific target board.

SMDS PRODUCT VERSIONS

As of the date of this publication, two versions of the SMDS are being supported:

- SMDS Version 4.8 (S/W) and SMDS Version 3.6 (H/W); last release: January, 1994.
- SMDS2 Version 5.3 (S/W) and SMDS2 Version 1.3 (H/W); last release: November, 1995.

The new SMDS2 Version 1.3 is intended to replace the older Version 3.6 SMDS. The SMDS2 contains many enhancements to both hardware and software. These development systems are also supported by the personality boards of Samsung's microcontroller series: KS56, KS57, and KS88.

SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format.

Compiled program code includes the object code that is used for ROM data and required SMDS program control data. To compile programs, SAMA requires a source file and an auxiliary definition (DEF) file with device-specific information.

TARGET BOARDS AND PIGGYBACKS

Target boards are available for KS51840/51850 microcontroller. All required target system cables and adapters are included with the device-specific target board.

Piggyback chips are provided to customers in limited quantities for KS51840/51850 microcontroller. The KS51840/51850 piggyback chips, PB51840/51850-20 and PB51850-24 are now available.

PB51840/51850-20 is 20 DIP piggyback chip for 20 DIP, 20 SOP package device of KS51840/51850 microcontroller.

PB51840/51850-24 is 24DIP piggyback chip for 24 SOP package device of KS51850 microcontroller.




Figure 4-1. SMDS Product Configuration (SMDS2)

TB51840/51850A TARGET BOARD

The TB51840/51850A target board is used for the KS51840/51850 microcontroller. It is supported by the SMDS2 development system only.






Figure 4-2. TB51840/51850A Target Board Configuration

Table 4-1. Power Selection Settings for TB51840/51950A

'To User_Vcc' Settings	Operating Mode	Comments
To User_Vcc OFF  ON		The SMDS2 supplies V_{CC} to the target board (evaluation chip) and the target system.
To User_Vcc OFF  ON		The SMDS2 supplies V_{CC} only to the target board (evaluation chip). The target system must have its own power supply.

LED 2.0-LED 2.6:

These LEDs are used to display value of the P2.0-P2.6. It will be turn on, if the value is Low.

P2 OPTION SWITCH:

Switch ON: You can see the port value using the LED display.

Switch OFF: You can't see the port value. That is, the LED won't be turn ON by the port value.




Figure 4-3. 24 DIP Socket for TB51840 (KS51840, 24 SOP)




Figure 4-4. TB51840/51850A Cable for 24 DIP Package




Figure 4-5. 20 DIP Socket for TB51840/51850A (KS51840/51850, 20 DIP, 20 SOP)




Figure 4-6. TB51840/51850A Cable for 20 DIP Package

5

REMOTE CONTROL TX.

OVERVIEW

The KS51840/51850 4-bit single-chip CMOS microcontroller is designed using the reliable SMCS-51 CPU core with on-chip ROM and RAM. An auto-reset circuit generates a RESET pulse in regular intervals, and can be used to initiate a Halt mode release. The KS51840/51850 microcontroller is intended for use in small system control applications that require a low-power and cost-sensitive design solution. In addition, the KS51840/51850 has been optimized for remote control transmitters. A difference between the KS51840 and KS51850 is that KS51850 has N-channel transistor for I.R.LED drive.

FEATURES

Table 5-1. KS51840/51850 Features

Feature	KS51840	KS51850
ROM	1024 bytes	1024 bytes
RAM	32 x 4 bits	32 x 4 bits
Carrier frequency	fx /12, fx /8, no carrier	fx /12, fx /8, no carrier
Operating voltage	250 kHz $\leq f_{OSC} \leq$ 3.9 MHz 1.8 V to 3.6 V, 3.9 MHz $< f_{OSC} <$ 6 MHz 2.2 V to 3.6 V	250 kHz $\leq f_{OSC} \leq$ 3.9 MHz 1.8 V to 3.6 V, 3.9 MHz $< f_{OSC} <$ 6 MHz 2.2 V to 3.6 V
Package	24 SOP, 20 SOP/DIP	24 SOP, 20 SOP/DIP
Tr. for I.R.LED drive	x	Built-in

Table 5-2. KS51840/51850 Package Types

Item	24 pins	20 pins
Package	24 SOP-375	20 DIP-300A 20 SOP-300 20 SOP-375

Table 5-3. KS51840/51850 Functions

	Description
Automatic reset by Halt mode release	When Halt mode is released, the chip is reset after an oscillator stabilization interval of 9 ms. ($f_{xx} = 455 \text{ kHz}$)
Output pin state retention function	When the system enters Halt Mode, P3.0-P3.3, P2.0, and P2.2-P2.5 go low level in 24 pins. P3.0-P3.3, P2.0, and P2.2-P2.4 go low level in 20 pins. But the P2.0 is floating state in KS51850.
Auto-reset	With oscillation on and with no change to the IP2.0 output pin, a reset is activated every 288 ms at $f_{xx} = 455 \text{ kHz}$.
Osc. Stabilization time	CPU instructions are executed after oscillation stabilization time has elapsed.
Power-on reset circuit	resister: $1 \text{ M}\Omega$, capacitor value: 7 pF .
Other functions	Carrier frequency generator. Halt wake-up function.

RESET

The KS51840/51850 has three kinds of reset operations:

- POR (Power-On Reset)
- Auto-reset
- Automatic reset by Halt release

Power-On Reset Circuits




Figure 5-1. Power-On Reset Circuits

Auto-Reset

The auto-reset function resets the CPV every 131,072 oscillator cycles (288 ms at $f_{xx} = 455$ kHz). The auto-reset counter is cleared when a rising edge is detected at IP2.0, or by a HALT or RESET pulse.




Figure 5-2. Auto-Reset Counter Function

Automatic Reset by Halt Mode Release

This function resets the CPV by releasing Halt mode. The CPV is reset to its initial operating status and program execution starts from the reset address.

Halt Mode and Automatic Reset by Halt Release

Halt mode is used to reduce power consumption by stopping the oscillation and holding the internal state. Halt mode can be entered by forcing IP2.12 to high level (remaining input pins are non-active).

Before entering Halt mode, programmer should pre-set all key strobe output pins to active state even though Halt mode causes some pins to remain active.

For the 24 pins, P3.0-P3.3, P2.0, P2.2- P2.4, and P2.5 are sent low and for 20 pins, P3.0-P3.3, P2.0, P2.2-P2.4 are sent low. Forcing any key input port to active state causes the clock oscillation logic to start system initialization.

At this time, the system is reset after the oscillation stabilization time elapses. A system reset causes program execution to start from address 0F00H.




Figure 5-3. Reset Timing Diagram

HALT mode programming

The KS51840/51850 can enter Halt mode by setting the IP2.12 pin to high level and forcing P0 and P1 input to a normal state. If IP 2.12 is high and any input is active, the chip cannot enter Halt mode. Therefore, the next instruction is executed, which must be a clear command for IP2.12.

```

KEYOLO  MOV      L,#5
        CLRB     P2.(L)          ; P2.5,4,3,2, ← Low
        DECS     L
        CPNE     L,#1
        JP       KEYOLO
        CLR      A              ; Acc. ← #0h
        OUT      P3,@SL+A       ; P3.0,1,2,3, ← Low
        MOV      L,#0DH
        CLRB     P2.(L)          ; Select the P0 input
        IN       A,P0
        INCS     A              ; P0 input check
        JP       .+2
        JP       KEYCHK         ; If any key pressed in P0, jump to KEYCHK routine
        SETB     P2.(L)         ; Select the P1 input
        IN       A,P0
        INCS     A              ; P1 input check
        JP       + 2
        JP       KEYCHK         ; If any key pressed in P1, jump to KEYCHK routine
        MOV      L,#0CH         ; No key pressed
        SETB     P2.(L)         ; Halt mode

```

; When no key is pressed, the chip enters Halt mode. Pressing any key while in Halt mode causes the chip to be initialized and restarted from the reset address.

; If any key is pressed between timea and timeb, the following instruction is executed.

```

MOV      L,#0CH          ; These two instructions remove the condition of
                        ; re-entering
CLRB     P2.(L)          ; Halt mode.

```

RESET and HALT Logic Diagram




Figure 5-4. RESET and HALT Logic Diagram

OUTPUT PIN DESCRIPTION

Indicator LED Drive Output

To drive the indicator LED, the programmer should use P2.1 of the KS51840/51850 (which have higher current drive capability than other pins) in order to retain the pre-programmed status during Halt mode. Be careful to turn on the LED when a reset signal is generated. Because a reset signal sends all of the internal and external output pins to low level, the programmer must set LED output P2.1 to high state using a reset subroutine.




Figure 5-5. LED Drive Output Circuit

Strobe Output Option

To active the optional strobe output function for TV and VCR remocon applications, the programmer must use the option selection strobe output pin (P2.6).

This pin has lower current drive capability than other pins and retain the pre-programmed status while in Halt mode. Be careful to turn on the option strobe output pin when a reset signal is generated. Because the reset sends all internal and external output pins to low level, the option strobe output pin should always be non-active state

(H-Z). The pin should be active only when you are checking option status to reduce current consumption.

Table 5-4. Strobe Output Option

Pin usage	Key Output	LED Drive	Option Selection
P3.0-P3.3 P2.2-P2.5	00	X	X
P2.1	0	00	0
P2.6	0	0	00

NOTE: X = not allowed
 0 = good
 00 = better

Output Pin Circuit Type




Figure 5-6. Output Pin Circuits

Soft Ware Delay Routine

To obtain a constant time value, the KS51840/51850 use a software delay routine (there is not an internal timer interrupt). One instruction cycle is six oscillator clocks. Using a ceramic resonator with a constant frequency, you can calculate the time delay as follows:

$$t = 6/f_{xx} \text{ Number of Instructions}$$

Where t: Elapsed time and fxx: System clock.

Programming Tip

To program a 1-ms delay: $1 \text{ ms} = 6/455 \text{ kHz} \times n$, where $f_{xx} = 455 \text{ kHz}$
 Therefore, $n = 75.8 = 76$ instructions

```
DLY1MS    CLR      A
           ADDS     A,#0BH          ; Two instructions
DLY        MOV      H,#0           ; Dummy instruction
           MOV      H,#0           ; Dummy instruction
           MOV      H,#0           ; Dummy instruction
           MOV      H,#0           ; Dummy instruction
           DECS     A
           JP       DLY            ; DLY loop: 6 instructions
;2 + (ACC + 1) x instructions in loop = 2 + (11 + 1) x 6 = 74
           CLR      A
           CLR      A              ; Two instructions.
; Total number of instructions for DLY1MS is 76.
```

NOTE

In order to lengthen the delay time, you can use an arithmetic instruction combination of L register and Accumulator. The L register causes the address lower pointer to access RAM spce and the output port pointer to control the P2 (individual/serial output) port status.

— RAM manipulation instruction: RAM address pointer.

```
MOV      A,@HL CPNE @HL,A
ADDS     A,@HL SETB @HL.b
```

— P2 output control instruction: P2 pointer.


```
SETB P2.(L) CLR B P2.(L)
```

PROGRAMMING GUIDELINES

When programming KS51840/51850 microcontroller, please follow the guidelines presented in this subsection.

PCB Artwork

For remote control applications, turning the I.R.LED on and off may cause variations in transmission current ranging from a few hundred μA to a few hundred mA. This current variation generates overshoot and undershoot noise on the power line, causing a system malfunction.



To reduce noise and to stabilize the chip's operation, we recommend that the application designer reduce overshooting of the I.R.LED drive current and design PCB for the remote controller as follows: (The noise level should be limited to around 0.5 Vp-p, where Vp-p is the peak-to-peak voltage)

- Oscillation circuit should be located as near as possible to the chip.
- PCB pattern for V_{DD}/V_{SS} should be as wide and short as possible.
- I.R.LED drive TR and I.R.LED should be located as far as possible from the chip.
- Power supply battery and power capacitor should be located as near as possible to the chip.
- The ground pattern of the TEST pin (TEST pin I.R.LED drive TR) and V_{SS} pin should be separated and connected directly with the battery terminal.
- The ceramic capacitor (0.1 μF or 0.01 μF) is recommended to use noise filter.

SMDS

When a breakpoint or single-step instruction is executed in area of PAGE and JP or CALL instruction, the JP or CALL may jump to the wrong address. We therefore recommend using a JPL or CALL instruction (instead of PAGE and JP or PAGE and CALL) to avoid this problems. Note that JP and CALL are 2-byte instructions.

Programming Guidelines for Reset Subroutine

1. We recommend that you initialize a H register to either "0" or "4"
2. Do not write the instructions CALLL (PAGE + CALL) or JPL (PAGE + JP) to the reset address 0F00H. In other words, do not use a PAGE instruction at 0F00H.
3. Turn off the LED output pin.
4. To reduce current consumption, do not set the option output pin to active state.
5. Pre-set the remocon carrier frequency (to fxx/12, fxx /8, and so on) before remocon signal transmission.
6. Because the program is initialized by an auto-reset or Halt mode release, even in normal operating state, do not pre-set all RAM data. If necessary, pre-set only the RAM area you need.
7. Be careful to control output pin status because some pins are automatically changed to active state.
8. To enter Halt mode, the internal port, IP2.12, should be set to high level and all of the input pins should be set to normal state.
9. To release Halt mode, an active level signal is supplied to input pins. If pulse width is less than 9 ms at fxx = 455 kHz, nothing happens and program re-enters Halt mode. That is, the external circuit should maintain the input pulse over a 9-ms interval in order to release Halt mode. After Halt mode is released, the hardware is reset. The hardware reset sends all internal and external output pins low (except P2.0 in KS51850) and clears the stack to zero. However, H,L and A registers retain their previous status.
10. If a rising edge is not generated at IP2.0, reset signal occurs every 288 ms at fxx = 455 kHz. To prevent an auto-reset, IP2.0 should be forced low and then high at regular intervals (within 288 ms at fxx = 455 kHz).

KS51840 Application Circuit Example




Figure 5-7. KS51840 Application Circuit Example

KS51850 Application Circuit Example




Figure 5-8. KS51850 Application Circuit Example

Program Flowchart




Figure 5-9. Program Flowchart 1

KS51840/51850 KEYSKAN FUNCTION

Description

This program has an 8 x 9 key matrix, which consists of input P0 and P1 and output P2 and P3. Because pull-up resistors are connected, the normal state for all input pins is high level. The operating method for the keyscan function is as follows:

- All output pins remain active state (= low).
- If key is pressed, set all output pins to non-active state and rotate the pins to set only a pin to active state during debounce time.
- If key is pressed more than one or if no key is pressed, go to reset label.
- IF a new key is pressed, reset debounce time, continous flag, and key-in flag.

RAM Assignment

H register selects #0

HL →	00H	01H				05H				09H
	O_INP0	N_INP0	O_INP1	N_INP1	O_OUTP	N_OUTP	I_TWICE	DEBOCNT	CONKEY	KFLG

O_INP0: he old value of P0
 N_INP0: The new value of P0
 O_INP1: The old value of P1
 N_INP1: The new value of P1
 O_OUTP: The old value of output port
 N_OUTP: The new value of output port
 I_TWICE: Double number increment
 DEBOCNT: Debounce time
 CONKEY: Continous key flag
 KFLG: key input flag

Program Flowchart




Figure 5-10. Program Flowchart 2




Figure 5-11. Program Flowchart 3

KS51840/51850 Keycheck Subroutine




Figure 5-12. Ks51840/51850 Keycheck Subroutine

REMOTE CONTROL TX.

;

ORG 0F00H

;

; If reset occurs, PA register is immediately initialized to #0FH

```
RESET    MOV     L,#1           ; close indicator LED
          SETB    P2.(L)        ;
          MOV     L,#6           ; non-select P2.6
          SETB    P2.(L)        ;
```

```
PRTCLR   CLR     A              ;
          OUT     P3,@SL + A     ; low all the output ports
          MOV     L,#5           ; (except P2.0, P2.1, P2.6)
          CLRB    P2.(L)        ;
          DECS    L              ;
          CPNE    L,#1           ;
          JP      .-3            ;
```

;;; initial all of the variables -----

;;; → input ports are connected with pull-up resistor

;;; → Therefore, normal state → high

```
MOV      H,#0                  ; H register selects file #0
MOV      L,#O_INP0             ; port0 is #0fh
MOV      @HL+,#0FH
MOV      L, #O_INP1            ; port1 is #0fh
MOV      @HL+,#0FH
MOV      L, #O_OUTP            ; the strobe out is #0fh
MOV      @HL+,#0FH
MOV      L,#DEBOCNT            ; debounce count is #0
MOV      @HL+,#0
MOV      L,#CONKEY             ; continuous key is #0
MOV      @HL+,#0
```

;;; check each input port (=key input) -----

```
MOV      L,#0DH                ; check port0
CLRB     P2.(L)                 ;
IN       A,P0                   ;
MOV      L,A                     ;
CPNE     L,#0FH                 ;
JP       DELAYP0                ;
```

```
MOV      L,#0DH                ; check port1
SETB     P2.(L)                 ;
IN       A,P0                   ;
MOV      L,A                     ;
CPNE     L,#0FH                 ;
JP       J_MAIN                 ;
```


REMOTE CONTROL TX.

```
:: select output pin by one and one -----
STROBE    MOV        L,#N_OUTP
          CPBT        @HL.2                ; If N_OUTP.2 is set, go to parall (parallel port)
          JP          PARALL                ; otherwise, go to serial (serial port)
SERIAL     MOV        L,@HL
          INCS        L
          SETB        P2.(L)
          INCS        L
          CLRB        P2.(L)
          JPL         KEYIN

PARALL     MOV        L,#5                  ; high P2.5
          SETB        P2.(L)
```

```
...*****
::
```

```
:: A ← #0h
:: A ← A-1_TWICE
:: output P3
:: I_TWICE ← I_TWICE + I_TWICE
:: *****
::
```

```
      CLR        A                        ; A ← #0FH
      ADDS       A, #0FH
      MOV        L, #1_TWICE
      XCH        @HL,A                    ; A ← A-I_TWICE
      SUBS       A,@HL
      OUT        P3,@SL+A                 ; low port3
      SUBS       A,@HL
      MOV        @HL,A                    ; recover I_TWICE
      ADDS       A,@HL
      MOVZ       @HL,A                    ; I_TWICE ← I_TWICE + I_TWICE
      JPL        KEYIN
```

```
...*****
::
```

```
:: check double key at each port
:: if a key pressed, do adds instruction
:: otherwise, induce overflow occurrence
:: *****
::
```

```
KEYCHEK   CLR        A
          ADDS       A,#0FH                ; A ← #0fh
          CPNE      L,#0EH
          JP        .+2
          ADDS       A,#1                  ; A ← #0
          CPNE      L,#0DH
          JP        .+2
          ADDS       A,#2                  ; A ← #1
```

```

        CPNE    L,#0BH
        JP      .+2
        ADDS    A,#3          ; A ← #2
        CPNE    L,#7
        JP      .+2
        ADDS    A,#4          ; A ← #3
        RET

;
;
;
;
;
;
; *****
;
        ORG     0100H
        JPL     RESET
; *****

KEYIN    MOV     L,#0DH
        CLRB    P2.(L)

;;; select port0 -----
        IN      A,P0
        MOV     L,A
        CPNE    L,#0FH          ; is key pressed in port0 ?
        JP      PORT0
        JP      PORT1

PORT0    MOV     L,#N_INP0          ; setting at N_INP0
        MOV     @HL,A
        MOV     L,#0DH
        SETB    P2.(L)
        IN      A,P0
        MOV     L,A
        CPNE    L,#0FH
        JP      DBKEY
        MOV     L,#N_INP1
        MOV     @HL+,#0FH
        MOV     L,#N_INP0
        MOV     L,@HL
        CALLL   KEYCHEK
        ADDS    A,#1
        JP      DBKEY
        DECS    A
        MOV     L,#N_INP0
        MOVZ    @HL,A
        JPL     DBCOMP
; if overflow occurs, it is double key
; because input value ranges
; from #0 to #3
; N_INP0 ← A

```

```
DRCOMB    MOV     H,#N_OUTB      ; compare N_OUTB to 0_OUTB
```

```

        XCH      @HL,A
        CPNE     @HL,A
        JP       FSTKEY
        JP       SETKEY

FSTDLY   MOV      H,#0           ; for match of delay time
        MOV      H,#0
        MOV      H,#0
        MOV      H,#0
        MOV      H,#0

;;; when new key input -----
FSTKEY   MOV      L,#DEBOCNT     ; DEBOCNT ← #2
        MOV      @HL+,#2
        MOV      L,#CONKEY      ; CONKEY ← #0
        MOV      @HL+,#0

SETKEY   MOV      L,#KFLG        ; KFLG ← #1
        MOV      @HL+,#1

; *****
;
;;; increase N_OUTP
;;; check N_OUTP is equal to #8
;;; check no key (= DEBOCNT)
; *****

NORMAL   MOV      L,#N_OUTP      ; increase N_OUTP
        INCS     A,@HL
        MOVZ     @HL,A
        ADDS     A,#8           ; A ← #8
        CPNE     @HL,A         ; compare N_OUTP to A
        JP       J_STRO        ; go to strobe label
        MOV      L,#KFLG
        CPBT     @HL.0         ; check key flag
        JP       ONKEY

        JPL      RESET         ; no key

ONKEY    CLR      A
        ADDS     A,#0FH
        OUT      P3,@SL + A    ; set port3 to '1'
        MOV      L,#DEBOCNT    ; decrease DEBOCNT
        DECS     A,@HL
        XCH      @HL,A
        CPNZ     @HL          ; compare DEBOCNT TO #0
        JP       J1_MAIN
        JPL      KEYSCAN

J1_MAIN  JPL      MAIN
J_STRO   JPL      STROBE

```

PROBEKS51840/51850 CODE GENERATION

Description

This program generates data code and custom code. The custom code is determined according to diodes between input ports and output pin (P2.6). The data code is as follows:

RAM ← DAT0 (D0-D3), DAT1 (D4-D7)

	D0	D1	D2	D3	D4	D5	D6	D7
KEY0	0	0	0	0	0	0	0	0
KEY1	1	0	0	0	0	0	0	0
⋮	⋮							
KEY31	1	1	1	1	1	0	0	0
KEY32	0	0	0	0	0	0	1	0
KEY33	1	0	0	0	0	0	1	0
⋮	⋮							
KEY63	1	1	1	1	1	0	1	0

RAM ← DAT0 (D0-D3), DAT1_0 (D4-D7)

	D0	D1	D2	D3	D4	D5	D6	D7
KEY0	0	0	0	0	0	0	0	0
KEY1	1	0	0	0	0	0	0	0
⋮	⋮							
KEY31	1	1	1	1	1	0	0	0
KEY32	0	0	0	0	0	1	0	0
KEY33	1	0	0	0	0	1	0	0
⋮	⋮							
KEY63	1	1	1	1	1	1	0	0

RAM Assingment

H register selects #4

HL → 40H 41H 45H 49H

CUS0	CUS1	CUS2	CUS3	DAT0	DAT1	DAT2	DAT3	DAT1_0	DAT3_0
------	------	------	------	------	------	------	------	--------	--------

CUS0: Custom code (c0-c3)
 CUS1: Custom code (c4-c7)
 CUS2: The complement of CUS0
 CUS3: The complement of CUS1
 DAT0: Data code (d0-d3]
 DAT1: Data code (d4-d7)
 : → 32 key: 00000010, 63 key: 1111010
 DAT2: The complement of DAT0
 DAT3: The complement of DAT1
 DAT1_0 Data code (d4-d7)
 : → 32 key: 00000100, 63 key: 1111100
 DAT3_0 The complement of DAT1_0

Program Flowchart




Figure 5-13. Program Flowchart 4

REMOTE CONTROL TX.

,

ORG 0300H
JPL RESET

,

;;; select only a key -----

KEYSCAN MOV H,#4

;;; product custom code -----

MOV L,#6 ; P2.6 ← low
CLRB P2.(L) ; check custom code

MOV L,#0DH ;
CLRB P2.(L) ;
IN A,P0 ;
MOV L,#CUS2 ; CUS2 is the complement of CUS0
MOV @HL,A ;
NOTI A ;
DECS A ;
MOV L,#CUS0 ;
MOV @HL,A ;

MOV L,#0DH ;
SETB P2.(L) ; CUS3 is the complement of CUS1
IN A,P0 ;
MOV L,#CUS3 ;
MOV @HL,A ;
NOTI A ;
DECS A ;
MOV L,#CUS1 ;
MOVZ @HL,A ;

MOV L,#6 ; high P2.6
SETB P2.(L)

MOV L,#1 ; the indicator LED of a key input
CLRB P2.(L)

```

;;; product data code -----
        MOV     H,#0
        MOV     L,#O_INP0          ; DAT0 ← O_INP0
        MOV     A,@HL
        MOV     H,#4
        MOV     L,#DAT0
        MOVZ    @HL,A

        ADDS    A,#0FH              ; A ← #0fh
        CPNE    @HL,A              ; does input key exist in port0?
        JP      DAT_P0

DAT_P1   MOV     L,#DAT1            ; input key exists in port1
        MOV     @HL+,#04H          ; DAT1 ← DAT1 + #4
        MOV     L,#DAT1_0
        MOV     @HL+,#02H          ; DAT1_0 ← DAT1_0 + #2
        MOV     H,#0               ; DAT0 ← O_INP1
        MOV     L,#O_INP1
        MOV     A,@HL
        MOV     H,#4
        MOV     L,#DAT0
        MOVZ    @HL,A
        JPL     R_SHIFT
DAT_P0   MOV     L,#DAT1            ; clear DAT1 & DAT1_0
        MOV     @HL+,#0
        MOV     L,#DAT1_0
        MOV     @HL+,#0
        MOV     L,#DAT0
        MOV     H,#4               ; delay time
        MOV     H,#4
        MOV     H,#4
        MOV     H,#4
        MOV     H,#4
        JPL     R_SHIFT

;
;
;
;

```

REMOTE CONTROL TX.

,

ORG 0400H
JPL RESET

,

R_SHIFT	MOV	A,@HL	; DAT0 shifts three times to the left
	ADDS	A,@HL	;
	MOV	@HL,A	;
	ADDS	A,@HL	;
	MOV	@HL,A	;
	JP	S_CARRY	
	JP	N_CARRY	
S_CARRY	MOV	L,#DAT1	;if carry occurs, increase DAT1 & DAT1_0
	XCH	@HL,A	;
	INCS	A	;
	XCH	@HL,A	;
	MOV	L,#DAT1_0	;
	XCH	@HL,A	;
	INCS	A	;
	XCH	@HL,A	;
N_CARRY	JP	A_OUTP	
	MOV	H,#0	; if carry doesn't occur, delay time
	MOV	H,#0	;
	MOV	H,#0	;
	MOV	H,#0	;
	MOV	H,#0	;
	MOV	H,#0	;
	MOV	H,#0	;
	MOV	H,#0	;

```

A_OUTP  MOV      H,#0
        MOV      L,#O_OUTP      ; DAT0 ← DAT0 + O_OUTP
        ADDS     A,@HL          ;
        MOV      H,#4           ;
        MOV      L,#DAT0
        MOV      @HL,A          ;

        NOTI     A
        DECS     A              ; DAT2 ← complement of DAT0
        MOV      L,#DAT2
        MOVZ     @HL,A

        MOV      L,#DAT1
        MOV      A,@HL
        NOTI     A              ; DAT3 ← complement of DAT1
        DECS     A
        MOV      L,#DAT3
        MOVZ     @HL,A

        MOV      L,#DAT1_0
        MOV      A,@HL
        NOTI     A
        DECS     A
        MOV      L,#DAT3_0      ; DAT3_0 ← complement of DAT 1_0
        MOV      @HL,A
        JPL      TX

```

;***** The END of KS51840/51850 DATA & CUSTOM CODE GEN. *****;

KS51840/51850 SIGNAL TRANSMISSION

Description

This program is for signal transmissions in SAMSUNG standard format. If one key is pressed, two frames are transmitted consecutively. The repeat pulse is transmitted until key-off. The frame interval is 60 ms. Each frame consists of leader code, custom code, and data code:

- Leader code (high level for 4.5 ms and low level for 4.5 ms)
- 12-bit custom code
- 8-bit data code




Figure 5-14. Transmission Waveforms

RAM Assignment

This part is the same as for keyscan and code generation.

KS51840/51850 Program Flowchart




Figure 5-14. Ks51840/51850 Program Flowchart 5

REMOTE CONTROL TX.

;

ORG 0500H
JPL RESET

;

TX MOV L,#9 ; select farrier frequency
 CLRB P2.(L) ; 37.9 kHz, 1/3 duty
 MOV L,#0AH ; clear P2.9 & 2.10
 CLRB P2.(L)

SIGOUT MOV L,#CUS4 ; custom code (c8-c11) ← #0
 MOB @HL+,#0 ; if device is KS51910, c8 ← #1

;;; output head pulse -----

MOV L,#0 ; high for delay time 4.5 msec
SETB P2.(L)
CALLL D4_5

MOV L,#0
CLRB P2.(L) ; low for delay time 4.5 msec
CALLL D4_5D

;;; output custom code (c0-c11) & data code (d0-d7)

MOV L,#CUS0 ; custom code (c0-c3)
CALLL DATGEN
MOV L,#CUS1 ; custom code (c4-c7)
CALLL DATGEN
MOV L,#CUS4 ; custom code (c8-c11)
CALLL DATGEN
MOV L,#DAT0 ; data code (d0-d3)
CALLL DATGEN
MOV L,#DAT1_0 ; data code (d4-d7)
CALLL DATGEN
MOV L,#1
DECS L
JP .-1

MOV L,#0 ; EOB (end of bit)
SETB P2.(L) ; high for .56msec
CALLL D_560F
MOV L,#0
CLRB P2.(L)
JPL LOWCHEK

```
*****
;
```

```
ORG      0600H
JPL      RESET
```

```
*****
;
```

```
;;; check low code of custom code & data code -----
```

```
LOWCHEK  MOV      L,#CUS0          ; custom code (c0-c3)
          CALL     LCHEK
          MOV      L,#CUS1          ; custom code (c4-c7)
          CALL     LCHEK
          MOV      L,#CUS4          ; custom code (c8-c11)
          CALL     LCHEK
          MOV      L,#DAT0          ; data code (d0-d3)
          CALL     LCHEK
          MOV      L,#DAT1_01       ; the maximum value of upper bit is #3
          MOV      A,L              ; data code (d4-d7)
          CALL     LCHEK_1          ; check from the second bit
```

```
;;= notice =====
```

```
; If value of DAT1_0 is greater than #3, programmer must change instruction
; CALLLCHEK_1 to other instruction such as CALLCHECK_2 or CALL
; LCHEK. And you must check the fram interval (= 60 msec)
```

```
=====
```

```
;;; re-setting debounce count to #1-----
```

```
SETDBT   MOV      H,#0
          MOV      L,#DEBOCNT      ; DEBOCNT ← #1
          MOV      @HL+,#1
```

```
-----
```

```
;;; If conkey flag isn't '0', transmit repeat pulse
;;; otherwise, after setting, transmit again (two frames)
```

```
-----
```

```
CONCHEK  MOV      H,#0
          MOV      L,#CONKEY       ; CONKEY == #0?
          CPNZ     @HL             ; If CONKEY is #0, CONKEY ← #1
          JP       LJ_MAIN         ; transmit frame again

          MOV      @HL+,#1
          CALLL    D4_5D           ; time is 60 msec per frame
          CALLL    D2_25
          CALLL    D1_125
          MOV      L,#0CH
          MOV      H,#4
          MOV      H,#4
          DECS     L
          JP       .-3
          JPL      SIGOUT
```

LJ_MAIN	CALL	D1_125
	JPL	MAIN

```

LCHEK      MOV     A,L
            CPBT    @HL,3           ; if @hl.3 is low, call d2_25d.
            JP      LCHEK_2
            CALLL   D2_25D

```

```
LCHEK_2    MOV     L,A
            CPBT    @HL.2          ; if @hl.2 is low, call d2_25d.
            JP      LCHEK_1
            CALLL   D2_25D
```

```
LCHEK_1    MOV     L,A
            CPBT    @HL.1          ; if @hl.1 is low, call d2_25d.
            JP      LCHEK_0
            CALLL   D2_25D
```

```

LCHEK_0    MOV     L,A
            CPBT    @HL.0                ; if @hl. 0 is low, call d2_25d.
            JP      LCHEK_R
            CALLL   D2_25D

```

```

_
|
|
|
|
|
|
|
|
|
+-----+
|*****|

```

DATGEN	MOV	A,L	
	CALL	D_560	; high for .56 msec
	CPBT	@HL.0	; if @hl.0 is high, low for 2.25 msec.
	CALL	D2_25	; otherwise, low for 1.125 msec.
	CALL	D1_125	

```
CALL    D_560                ; high for .56 msec
CPBT    @HL.1                ; if @hl.1 is high, low for 2.25 msec.
CALL    D2_25                ; otherwise, low for 1.125 msec.
CALL    D1_125
```

```
CALL    D_560                ; high for .56 msec
CPBT    @HL.2                ; if @hl.2 is high, low for 2.25 msec.
CALL    D2_25                ; otherwise, low for 1.125 msec.
CALL    D1_125
```

```
CALL    D_560                ; high for .56 msec
CPBT    @HL.3                ; if @hl.3 is high, low for 2.25 msec.
CALL    D2_25                ; otherwise, low for 1.125 msec.
CALL    D1_125D
RET
```

;;; delay time subroutine by programming -----

```
D_560    MOV    L,#0
          SETB   P2,(L)
```

```
;
          MOV    L,#0CH
          MOV    H,#4
          DECS   L
          JP     .-2
          MOV    H,#4
```

```
;
          MOV    L,#0
          CLRB   P2.(L)
          MOV    L,A
          RET
```

```
D4_5D    MOV    L,#02H                ; delay time 4.5 msec
          JP     .+2
D4_5     MOV    L,#06H
          DECS   L
          JP     -1
```

```
          MOV    L,#05H
          CLR    A
          ADDS   A,#0BH
          MOV    H,#4
D_A      DECS   A
          JP     .-2
          DECS   L
          JP     -.6
```

REMOTE CONTROL TX.

```
D2_25D    MOV    L,#0EH
           JP     .+2
D2_25     MOV    L,#0FH
           MOV    H,#4
           DECS   L
           JP     .-2

D1_125    MOV    L,#0AH
           JP     .+6
D1_125D   MOV    L,#08H
           JP     .+8
D_560F    MOV    L,#0BH           ; delay time .56 msec (for EOB)
           MOV    H,#4
           MOV    H,#4
           DECS   L
           JP     .-2
           RET

;
;
;
           org    0800h
           jpl    reset
           org    0900h
           jpl    reset
           org    0A00h
           jpl    reset
           org    0B00h
           jpl    reset
           org    0C00h
           jpl    reset
           org    0D00h
           jpl    reset
           org    0E00h
           jpl    reset
;
;
;***** The END of KS51840/51850 SAMSUNG FORMAT TX. *****
```

;;; select output pin by one and one -----

STROBE	MOV	L, #N_OUTP	
	CPBT	@HL.2	; If N_OUTP.2 is set, go to parall (parallel port)
	JP	PARALL	; otherwise, go to serial (serial port)
SERIAL	MOV	L, @HL	;
	INCS	L	;
	SETB	P2.(L)	

```
1 ;
2 ;
3 ;////////////////////////////////////////
4 ;////////////////////////////////////////
5 ;// If you want to use the following files, run only after //
6 ;// removing the comments(;) in the first column. You can //
7 ;// modify these files, but be sure to verify the ROM address //
8 ;// of transmit files. Also you must reset debounce time //
9 ;// (=DEBOCNT) by a frame size. DEBOCNT is located in the //
10 ;// transmit file. //
11 ;////////////////////////////////////////
12 ;////////////////////////////////////////
13 ;
14 ;*****
15 ;1. SELECT .DEF FILE
16 ;*****
17 ;(1)
18 ;    CHIP C:\SMDSII\DATA\51840.DEF
19 ;*****
20 ;2. SELECT EQU FILE
21 ;    ==> RAM assignment
22 ;*****
23 ;(1)
24 ;    INCLUDE C:\SMDSII\HEAD\518EQU.H
25 ;*****
26 ;3. SELECT KEYSKAN FILE
27 ;    ==> double keys check in key matrix(64-key)
28 ;*****
29 ;(1)
30 ;    INCLUDE C:\SMDSII\SRC\518KSCAN.SRC
31 ;*****
32 ;4. SELECT CUSTOM CODE & DATA CODE PRODUCTION FILE
33 ;    ==> when a key press, code prodouction
34 ;*****
35 ;(1)
36 ;    INCLUDE C:\SMDSII\SRC\518CODE.SRC
37 ;*****
38 ;5. SELECT TRANSMISSION FILE
39 ;    ==> remocon tx. waveform.
40 ;*****
41 ;    ==> samsung tx. format
42 ;    INCLUDE C:\SMDSII\SRC\518SAMTX.SRC
43 ;    ==> sony tx. format
44 ;    INCLUDE C:\SMDSII\SRC\518SNYTX.SRC
45 ;    ==> rc-5 tx. format
46 ;    INCLUDE C:\SMDSII\SRC\518RC5TX.SRC
47 ;    ==> toshiba tx. format
48 ;    INCLUDE C:\SMDSII\SRC\518TOSTX.SRC
49 ;    ==> rca tx. format
50 ;    INCLUDE C:\SMDSII\SRC\518RCATX.SRC
51 ;    ==> panasonic tx. format
52 ;    INCLUDE C:\SMDSII\SRC\518PANTX.SRC
53 ;    ==> mitsubish tx. format
54 ;    INCLUDE C:\SMDSII\SRC\518MITTX.SRC
55 ;    ==> nec(custom code 8-bit) tx. format
56 ;    INCLUDE C:\SMDSII\SRC\518NECTX.SRC
57 ;    ==> nec(custom code 16-bit)tx. format
58 ;    INCLUDE C:\SMDSII\SRC\518_16TX.SRC
59
60 END
61
```

```

1  ;;for SONY FORMAT
2
3  ;;If a key is pressed, after a frame is transmitted,repeat pulse is
4  ;;transmitted until key off.
5  ;;the frame interval is 45 msec.
6
7  *** a frame waveform ***
8
9  
10
11  2.4ms <----- data code (d0 - d6) ----->----- data code(c0 - c4)---->EOB
12
13  *** data pulse ***
14
15  data '1'      data '0'
16
17  0.6ms  1.2ms      0.6ms  0.6ms
18
19  *****
20
21  ORG      0500H
22  JPL      RESET
23
24  TX  MOV     L,#9           ;select carrier frequency
25      CLRB    P2.(L)        ;40kHz -> 37.9 KHz
26      MOV     L,#0AH        ;clear p2.9 & p2.10
27      CLRB    P2.(L)
28
29  ;;;output head pulse -----
30      MOV     L,#0           ;high for delay time 2.4msec
31      SETB    P2.(L)
32      CALL    D2_4
33
34  ;;;output data code (= 7bits) -----
35      MOV     L,#DAT0        ;data code (d0-d3)
36      CALL    DATGEN
37      MOV     L,#DAT1_0      ;data code (d4-d6)
38      CALL    DATGEN2
39
40  ;;;output custom code (= 5bits) -----
41      MOV     L,#CUS0        ;custom code (c0 ~c3)
42      CALL    DATGEN
43      MOV     L,#CUS1        ;custom code (c4)
44      CALL    DATGEN0
45      MOV     L,#1           ;finish code delay time
46      DECS    L
47      JP      .-1
48
49      MOV     L,#0
50      CLRB    P2.(L)
51
52  ;;;check low bit of data code & custom code -----
53      MOV     L,#DAT0        ;data code (d0 ~d3)
54      CALL    LCHEK
55      MOV     L,#DAT1_0      ;data code (d4 ~d6)
56      MOV     A,L
57      CALL    LCHEK_2
58      MOV     L,#CUS0        ;custom code(c0-c3)
59      CALL    LCHEK
60      MOV     L,#CUS1        ;custom code(c4)
61      MOV     A,L
62      CALL    LCHEK_0
63
64      JPL     S_DBCNT
65

```

```

66  ;
67  ;
68  ;
69  ;
70  ;
71  *****
72  ORG      0600H
73  JPL      RESET
74  *****
75  ;;custom code & data code generation -----
76  DATGEN  MOV     A,L
77          CALL    D0_6           ;high for 0.6 msec
78          CPBT    @HL_0         ;if @h1.0 is high, low for 1.2msec
79          CALL    D1_2           ;otherwise, low for 0.6msec
80          CALL    D0_6H
81
82          CALL    D0_6           ;high for 0.6msec
83          CPBT    @HL_1         ;if @h1.1 is high, low for 1.2msec
84          CALL    D1_2           ;otherwise, low for 0.6msec
85          CALL    D0_6H
86
87          CALL    D0_6           ;high for 0.6 msec
88          CPBT    @HL_2         ;if @h1.2 is high, low for 1.2msec
89          CALL    D1_2           ;otherwise, low for 0.6msec
90          CALL    D0_6H
91
92          CALL    D0_6           ;high for 0.6msec
93          CPBT    @HL_3         ;if @h1.3 is high, low for 1.2msec
94          CALL    D1_2           ;otherwise, low for 0.6msec
95          CALL    D0_6HD
96          RET
97
98
99  DATGEN2 MOV     A,L
100          CALL    D0_6           ;check @h1.0 - @h1.2
101          CPBT    @HL_0
102          CALL    D1_2
103          CALL    D0_6H
104
105          CALL    D0_6
106          CPBT    @HL_1
107          CALL    D1_2
108          CALL    D0_6H
109
110          CALL    D0_6
111          CPBT    @HL_2
112          CALL    D1_2
113          CALL    D0_6HD
114          RET
115
116  DATGEN2 MOV     A,L
117          CALL    D0_6           ;check only @h1.0
118          CPBT    @HL_0
119          CALL    D1_2
120          CALL    D0_6HD
121          RET
122
123  ;;;delay 0.6msec
124  D0_6  MOV     L,#0
125          CLRB    P2.(L)
126
127  ;
128          MOV     L,#0DH
129          MOV     H,#4
130          DECS    L

```

```

131      JP      .-2
132      ;
133      MOV     L,#0
134      SETB   P2.(L)
135      MOV     L,A
136      RET
137
138      ;;delay 1.2msec
139      D1_2L   MOV     L,#0
140      JP      .+2
141
142      D1_2     MOV     L,#01H
143      MOV     H,#4
144      DECS    L
145      JP      .-2
146
147      ;;;delay 0.6msec for E0B
148      D0_6H   MOV     L,#0BH
149      JP      .+3
150      D0_6HD  MOV     L,#09H
151      MOV     H,#4
152      MOV     H,#4
153      DECS    L
154      JP      .-2
155      RET
156      ;
157      ;
158      ;
159      ;
160      ;
161      ;*****
162      ORG     0700H
163      JPL     RESET
164      ;*****
165      ;;;a frame for 45msec -----
166      S_DBCNT CALL    D45
167
168      ;;;re_setting debounce count to #3 -----
169      MOV     H,#0
170      MOV     L,#DEBOCNT      ;re-setting debounce time
171      MOV     @HL+,#3
172      JPL     MAIN
173
174
175
176
177      LCHEK   MOV     A,L
178      CPBT    @HL.3           ;if @hl.3 is low, call d1_21
179      JP      LCHEK_2
180      CALLL   D1_2L
181
182      LCHEK_2 MOV     L,A
183      CPBT    @HL.2           ;if @hl.2 is low, call d1_21
184      JP      LCHEK_1
185      CALLL   D1_2L
186
187      LCHEK_1 MOV     L,A
188      CPBT    @HL.1           ;if @hl.1 is low, call d1_21
189      JP      LCHEK_0
190      CALLL   D1_2L
191
192      LCHEK_0 MOV     L,A
193      CPBT    @HL.0           ;if @hl.0 is low, call d1_21
194      JP      LCHEK_R
195      CALLL   D1_2L


```

```

196      LCHEK_R RET
197
198
199      ;;;for a frame delay time -----
200      D45     MOV     L,#0EH
201      MOV     H,#4
202      MOV     H,#4
203      MOV     H,#4
204      MOV     H,#4
205      DECS    L
206      JP      .-5
207
208
209      MOV     L,#0FH
210      JP      .+2
211
212      ;;leader pulse for delay 2.4msec -----
213      D2_4     MOV     L,#0DH
214      CLR     A
215      ADDS    A,#3
216      DECS    A
217      JP      .-1
218      DECS    L
219      JP      .-5
220      MOV     H,#4
221      MOV     H,#4
222      MOV     H,#4
223      MOV     H,#4
224      RET
225
226      ;-----
227      org     0800h
228      jpl     reset
229      org     0900h
230      jpl     reset
231      org     0a00h
232      jpl     reset
233      org     0b00h
234      jpl     reset
235      org     0c00h
236      jpl     reset
237      org     0d00h
238      jpl     reset
239      org     0e00h
240      jpl     reset
241
242
243

```

```

1  ;;for RC-5 FORMAT
2
3  ;If a key is pressed, after a frame is transmitted, repeat pulse is
4  ;transmitted until key off, and every time a key is released, control
5  ;bit is converted. The frame interval is 64 bits (= 113.8 msec).
6
7  *** a frame waveform ****
8
9  
10
11  start bit | 1bit | custom code | data code |
12  <--2bits--> | <--1bit--> | <--5bits--> | <--6bits--> |
13
14  control bit
15  <-----14 bits----->|
16
17
18  *** data pulse ***
19
20  
21
22  data '1'
23  <--1.778ms--> |
24  = 1bit time
25  < rising edge >
26
27  < falling edge >
28
29  ORG 0500H
30  JPL RESET
31
32  TX MOV L,#9 ;select carrier frequency
33  CLR B P2.(L) ;(1/3 duty, fosc/12)
34  MOV L,#0AH ;37.9 kHz
35  CLR B P2.(L)
36
37  ;;re-setting debounce count to #0fh -----
38  DEBOSET MOV H,#0
39  MOV L,#DEBOCNT
40  MOV @HL+,#0FH
41
42  -----
43  ;;if continuous flag is reset(= '0'),
44  ;;continuous flag(=conkey) is set to '1' and
45  ;;control flag is converted.(namely, every time key release)
46  -----
47  MOV H,#0
48  MOV L,#CONKEY
49  CPBT @HL.0
50  JP STRDLY
51
52  MOV @HL+,#1 ;setting conkey flag to '1'
53  MOV L,#CTLFLG ;convert control flag (= CTLFLG)
54  CPBT @HL.0
55  JP .+3
56  C_LOW MOV @HL+,#1 ;if CTLFLG is low, CTLFLG <- #1
57  JP .+3 ;otherwise, CTLFLG <- #0
58  C_HIGH MOV @HL+,#0
59  MOV H,#4 ;delay time
60  JP START
61
62  ;;start delay time (generate at continuous key) -----
63  STRDLY MOV L,#2
64  DECS L
65  JP .-1
66  MOV H,#4

```

```

66  ;;output start bit (All 2bits are always high) & control bit -----
67  START CALLL DAT_1 ;the first start bit
68  MOV L,#0
69  DECS L
70  JP .-1
71  MOV H,#4
72  JPL CTLOUT
73
74  ;; delay for a frame -----
75  D113_8 MOV L,#05H
76  MOV H,#4
77  MOV H,#4
78  MOV H,#4
79  MOV H,#4
80  DECS L
81  JP .-5
82  RET
83
84  ;
85  ;
86  ;
87  ;
88  ;
89  ;
90  ORG 0600H
91  JPL RESET
92
93  CTLOUT CALLL DAT_1 ;the second start bit
94  MOV H,#0
95  MOV L,#CTLFLG ;control bit
96  CALLL DATGEN0
97
98  ;;;output custom code & data code -----
99  MOV L,#CUS0 ;custom code (c0)
100 CALLL DATGEN0
101
102 MOV L,#CUS0 ;custom code (c1)
103 CALLL DATGEN1
104
105 MOV L,#CUS0 ;custom code (c2)
106 CALLL DATGEN2
107
108 MOV L,#CUS0 ;custom code (c3)
109 CALLL DATGEN3
110
111 MOV L,#CUS1 ;custom code (c4)
112 CALLL DATGEN0
113
114 MOV L,#DAT0 ;data code (d0)
115 CALLL DATGEN0
116
117 MOV L,#DAT0 ;data code (d1)
118 CALLL DATGEN1
119
120 MOV L,#DAT0 ;data code (d2)
121 CALLL DATGEN2
122
123 MOV L,#DAT0 ;data code (d3)
124 CALLL DATGEN3
125
126 MOV L,#DAT1_0 ;data code (d4)
127 CALLL DATGEN0
128
129 MOV L,#DAT1_0 ;data code (d5)
130 CALLL DATGEN1

```

```

131
132      MOV     L,#2
133      DECS    L
134      JP      .-1
135
136      MOV     L,#0
137      CLRB    P2.(L)
138
139
140
141      ;;per one frame delay time (= 64bits) -----
142      MOV     L,#07H
143      A_F     CLR     A
144      ADDS    A,#0FH
145      S_F     MOV     H,#4
146      MOV     H,#4
147      MOV     H,#4
148      MOV     H,#4
149      MOV     H,#4
150      DECS    L
151      JP      S_F
152      DECS    L
153      JP      A_F
154
155      CALLL   D113_8
156
157      JPL     MAIN
158
159
160
161
162      ;*****
163      ORG     0700H
164      JPL     RESET
165      ;*****
166      ;; each bit data (= 4bits) generation -----
167      DATGEN0 CPBT    @HL.0      ;if @hl.0 is high, rising edge.
168              JP      .+3        ;otherwise, falling edge.
169              CALL    DAT_0      ;falling edge
170              JP      .+2
171              CALL    DAT_1      ;rising edge
172              RET
173
174      DATGEN1 CPBT    @HL.1      ;if @hl.1 is high, rising edge.
175              JP      .+3        ;otherwise, falling edge.
176              CALL    DAT_0
177              JP      .+2
178              CALL    DAT_1
179              RET
180
181      DATGEN2 CPBT    @HL.2      ;if @hl.2 is high, rising edge.
182              JP      .+3        ;otherwise, falling edge.
183              CALL    DAT_0
184
185              JP      .+2
186              CALL    DAT_1
187              RET
188
189      DATGEN3 CPBT    @HL.3      ;if @hl.3 is high, rising edge.
190              JP      .+3        ;otherwise, falling edge.
191              CALL    DAT_0
192              JP      .+2
193              CALL    DAT_1
194              RET
195



```

```

196
197      ;;the falling edge of low data subroutine -----
198      DAT_0    MOV     L,#0
199              SETB    P2.(L)
200
201              MOV     L,#0FH      ;high for 0.889 msec
202              MOV     H,#4
203              MOV     H,#4
204              DECS    L
205              JP      .-3
206
207              MOV     L,#0
208              CLRB    P2.(L)
209
210              MOV     L,#0CH      ;low for 0.889 msec
211              MOV     H,#4
212              MOV     H,#4
213              DECS    L
214              JP      .-3
215              MOV     H,#4
216              MOV     H,#4
217              MOV     H,#4
218              RET
219
220      ;;the rising edge of high data subroutine -----
221      DAT_1    MOV     L,#0
222              CLRB    P2.(L)
223
224              MOV     L,#0FH      ;low for 0.889 msec
225              MOV     H,#4
226              MOV     H,#4
227              DECS    L
228              JP      .-3
229
230              MOV     L,#0
231              SETB    P2.(L)
232
233              MOV     L,#0DH      ;high for 0.889 msec
234              MOV     H,#4
235              MOV     H,#4
236              DECS    L
237              JP      .-3
238
239
240      ;-----
241      org     0800h
242      jpl     reset
243      org     0900h
244      jpl     reset
245      org     0a00h
246      jpl     reset
247      org     0b00h
248      jpl     reset
249      org     0c00h
250      jpl     reset
251      org     0d00h
252      jpl     reset
253      org     0e00h
254      jpl     reset
255
256

```

```

1  ;;for TOSHIBA FORMAT
2  ;;
3  ;;If a key is pressed, after a frame is transmitted, continuous pulse
4  ;;is transmitted until key off
5  ;;The frame interval is 108 msec or 126 msec according as custom code.
6  ;;Namely, if the high count of custom code (c0-c7) is greater then #4,
7  ;;delay time is 126msec, otherwise, delay time is 108 msec. But,
8  ;;continuous pulse is only 108msec. A frame consists of leader code,
9  ;;custom code and data code.
10  ;;
11  ;;-- leader code consists of high for 4.5 msec and low for 4.5 msec
12  ;;-- custom code consists of 16-bit (= custom code (c0-c7) & custom
13  ;;   code (c0-c7)).
14  ;;-- data code consists of 16-bit (= data code (d0-d7) & complement
15  ;;   of data code)
16  ;;
17  ;;*** transmission waveform ***
18  
19  4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m
20  <----- 108msec or 124msec ----->|<----- 108msec ---->|
21  ;;
22  ;;*** a frame waveform ***
23  
24  4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m 4.5m
25  <----- 108msec ----->|<----- 108msec ---->|
26  ;;
27  ;;E0B(end of bit)
28  <----->|
29  ;;
30  ;;'1' or '0' according as complement of custom code 'c0'
31  ;;namely, if 'c0' of custom code is '1', the value is '0'
32  ;;otherwise, the value is '1'.
33  ;;
34  ;;*** data pulse ***
35  ;;
36  ;;
37  <----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|
38  0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms 0.56ms
39  <----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|<----->|
40  1.125msec 2.25msec
41  ;;
42  ;;
43  ;;*****
44  ORG 0500H
45  JPL RESET
46  ;;*****
47  TX MOV L,#09H ;select carrier frequency
48  CLR P2.(L) ;37.9 kHz, 1/3 duty
49  MOV L,#0AH
50  CLR P2.(L)
51  ;;
52  ;;If CONKEY is '1', transmit continuous pulse -----
53  MOV H,#0
54  MOV L,#CONKEY ;check continuous key
55  CPNZ @HL
56  JP SIGCON
57  JP SIGOUT
58  ;;
59  ;;re-setting debounce count to #0H -----
60  MOV L,#DEBOCNT ;setting debounce time again
61  MOV @HL,#0H
62  ;;output continuous pulse per 108 msec -----
63  MOV @HL,#0H
64  ;;output leader pulse -----
65

```

```

66  MOV L,#0
67  SETB P2.(L)
68  CALLL D4_5 ;high for delay 4.5 msec
69  MOV L,#0 ;low for delay 4.5 msec
70  CLR P2.(L)
71  CALLL D4_5
72  MOV L,#0
73  SETB P2.(L)
74  CALLL D_560F
75  ;;
76  ;;The value is determined by the complement of custom code (=c0) -----
77  MOV L,#0
78  CLR P2.(L)
79  MOV L,#CUS0
80  ;;
81  CPBT @HL.0
82  JP .+3
83  CALLL D2_25
84  CALLL D1_125
85  ;;
86  MOV L,#0
87  SETB P2.(L)
88  CALLL D_560F ;EOB
89  MOV L,#0
90  CLR P2.(L)
91  ;;
92  ;;a frame is 108 msec in continuous pulse -----
93  J_SIGC MOV L,#CUS0
94  CPBT @HL.0
95  JP .+2
96  JP .+3
97  CALLL D2_25D
98  ;;
99  MOV L,#0FH
100  CALLL D_A
101  MOV L,#04H
102  CALLL D_A
103  MOV L,#03H
104  DECS L
105  JP .-1
106  JPL MAIN}
107  ;;
108  ;;
109  ;;
110  ;;
111  ;;
112  ;;*****
113  ORG 0600H
114  JPL RESET
115  ;;*****
116  ;;
117  SIGOUT MOV @HL,#1 ;CONKEY <- #1
118  ;;
119  ;;output leader pulse -----
120  MOV L,#0
121  SETB P2.(L)
122  CALLL D4_5 ;high for delay time 4.5 msec
123  MOV L,#0
124  CLR P2.(L)
125  CALLL D4_5L ;low for delay time 4.5 msec
126  ;;
127  ;;output custom code -----
128  MOV L,#CUS0 ;output custom code (c0-c3)
129  ;;
130

```

```

131 CALLL CDGEN
132 MOV L,#CUS1 ;output custom code (c4-c7)
133 CALLL CDGEN
134 MOV L,#CUS0 ;repeat above custom code
135 CALLL CDGEN
136 MOV L,#CUS1
137 CALLL CDGEN
138
139 ;;output data code -----
140 MOV L,#DAT0 ;output data code (d0-d3)
141 CALLL CDGEN
142 MOV L,#DAT1 ;output data code (d4-d7)
143 CALLL CDGEN
144 MOV L,#DAT2 ;complement of data code (d0-d3)
145 CALLL CDGEN
146 MOV L,#DAT3 ;complement of data code (d4-d7)
147 CALLL CDGEN
148 MOV L,#1
149 DECS L
150 JP -.1
151 MOV H,#4
152
153 MOV L,#0
154 SETB P2.(L) ;high for delay 560 usec
155 CALLL D_560F
156 MOV L,#0
157 CLRB P2.(L)
158
159 ;;check the high value of custom code (c0-c7)-----
160
161 H_CHEK CLR A
162 MOV L,#CUS0
163 CALLL H_0
164 MOV L,#CUS1
165 CALLL H_0
166
167 JPL FDLY
168
169 ;
170 ;
171 ;
172 ;
173 ;
174 ;*****
175 ORG 0700H
176 JPL RESET
177 ;*****
178 -----
179 ;;If A is greater than #4, call delay 126 msec
180 ;;otherwise, call delay 108msec
181 -----
182 FDLY MOV H,#0
183 MOV L,#DEBOCNT
184 ADDS A,#0BH
185 JP J_126
186
187 MOV @HL+,#6 ;setting debounce time
188 MOV L,#3 ;for 108 msec
189 JP J_E
190
191 J_126 MOV @HL+,#0AH ;setting debounce time
192 MOV L,#3
193 DECS L
194 JP -.1
195 MOV L,#0

```

```

196 J_E CALL D_A
197
198
199 ;output delay as many as the low of custom code -----
200 L_DELAY MOV L,#CUS0 ;custom code (c0-c3)
201 CALLL LOWDLY
202 MOV L,#CUS1
203 CALLL LOWDLY ;custom code (c4-c7)
204 MOV L,#CUS0 ;custom code (c0-c3)
205 CALLL LOWDLY
206 MOV L,#CUS1
207 CALLL LOWDLY ;custom code (c4-c7)
208
209 JPL MAIN
210
211 H_0 CPBT @HL.0 ;count up high data
212 JP .+2
213 JP H_1
214 INCS A ;if data is high, increase value of A
215
216 H_1 CPBT @HL.1 ;count up high data
217 JP .+2
218 JP H_2
219 INCS A
220
221 H_2 CPBT @HL.2 ;count up high data
222 JP .+2
223 JP H_3
224 INCS A
225
226 H_3 CPBT @HL.3 ;count up high data
227 JP .+2
228 JP H_R
229 INCS A
230 H_R RET
231
232
233
234 ;;delay time subroutine by programming -----
235 D4_5 MOV L,#1 ;delay 4.5msec
236 DECS L
237 JP -.1
238 MOV H,#4
239
240 D4_5L MOV L,#5
241 D_A CLR A
242 ADDS A,#0FH
243 MOV H,#4
244 DECS A
245 JP .-2
246 DECS L
247 JP .-6
248
249 MOV L,#07H
250 DECS L
251 JP .-1
252
253 RET
254
255 ;
256 ;
257 ;
258 ;
259 ;
260 ;

```

```

261 *****
262 ORG 0000H
263 JPL RESET
264 *****
265 ;;generate custom & data code -----
266 CDGEN MOV A,L
267 CALL D_560 ;high for 0.56msec
268 CPBT @HL.0 ;if @HL.0 is high, low for 2.25msec
269 CALL D2_25 ;otherwise, low for 1.125msec
270 CALL D1_125
271
272 CALL D_560 ;high for 0.56msec
273 CPBT @HL.1 ;if @HL.1 is high, low for 2.25msec
274 CALL D2_25 ;otherwise, low for 1.125msec
275 CALL D1_125
276
277 CALL D_560 ;high for 0.56msec
278 CPBT @HL.2 ;if @HL.2 is high, low for 2.25msec
279 CALL D2_25 ;otherwise, low for 1.125msec
280 CALL D1_125
281
282 CALL D_560 ;high for 0.56msec
283 CPBT @HL.3 ;if @HL.3 is high, low for 2.25msec
284 CALL D2_25 ;otherwise, low for 1.125msec
285 CALL D1_125F
286 RET
287
288 D2_25D MOV L,#0EH
289 JP .+2
290
291 D2_25 MOV L,#0FH
292 DECS L
293 JP .-1
294 JP .+6
295
296 D1_125 MOV L,#0AH
297 JP .+6
298
299 D1_125F MOV L,#08H
300 JP .+4
301
302 D_560F MOV L,#0BH
303 MOV H,#4
304 MOV H,#4
305 DECS L
306 JP .-2
307
308 D_560 MOV L,#0
309 SETB P2.(L)
310 ;
311 MOV L,#0CH
312 MOV H,#4
313 DECS L
314 JP .-2
315 MOV H,#4
316 ;
317 MOV L,#0
318 CLR B
319 MOV P2.(L)
320 MOV L,A
321 RET
322
323 ;;for low delay subroutine -----
324 LOWDLY MOV A,L
325 CPBT @HL.3 ;if @HL.3 is low, call D2_25D
326 JP LOW_2

```

```


326 CALL D2_25D
327
328 LOW_2 MOV L,A
329 CPBT @HL.2 ;if @HL.2 is low, call D2_25D
330 JP LOW_1
331 CALL D2_25D
332
333 LOW_1 MOV L,A
334 CPBT @HL.1 ;if @HL.1 is low, call D2_25D
335 JP LOW_0
336 CALL D2_25D
337
338 LOW_0 MOV L,A
339 CPBT @HL.0 ;if @HL.0 is low, call D2_25D
340 JP LOW_R
341 CALL D2_25D
342 LOW_R RET
343
344 ;-----
345 org 0000h
346 jpl reset
347 org 0a00h
348 jpl reset
349 org 0b00h
350 jpl reset
351 org 0c00h
352 jpl reset
353 org 0d00h
354 jpl reset
355 org 0e00h
356 jpl reset
357
358
359
360

```

```

1  ;;for RCA FORMAT
2
3  ;; If a key is pressed, a frame is transmitted. And repeat pulse is
4  ;; transmitted until key off. The frame gap is 8 msec. The head pulse
5  ;; of the first frame is high for 20 msec and low for 4 msec.
6  ;; But, the head pulse of continuous frame is high for 4 msec and low
7  ;; for 4 msec.
8  ;; *** transmission waveform ***
9


```



```

16  *** a frame waveform ***
17

```



```

24  *** data pulse ***
25

```



```

30  *****
31

```

```

32  ORG 0500H
33  JPL RESET
34  *****

```

```

35  TX  MOV L,#9 ;select carrier frequency
36  SETB P2.(L) ;56.9 kHz, 1/2 duty
37  MOV L,#0AH
38  CLRB P2.(L)
39
40  MOV H,#0
41  MOV L,#CONKEY ;check continuous key
42  CPNZ @HL
43  JP SIGCON
44

```

```

45  ;;the first frame -----
46  ;;output head pulse (= 20msec) -----

```

```

47  SIGOUT MOV L,#CONKEY ;setting conkey flag to '1'
48  MOV @HL+,#1
49  MOV L,#0
50  SETB P2.(L)
51  CALLL D20 ;high for delay 20 msec
52  JP .+5
53

```

```

54  ;;the repeat pulse -----
55  ;;output head pulse (= 4msec) -----

```

```

56  SIGCON MOV L,#0
57  SETB P2.(L)
58  CALLL D4 ;high for delay 4 msec
59
60  MOV L,#0 ;low for delay 4 msec
61  CLRB P2.(L)
62  CALLL D4_L
63

```

```

64  ;;output custom code -----
65  MOV H,#4

```




```

66  MOV L,#CUS0 ;custom code 4bits
67  CALLL DATGEN
68
69  ;;output data code -----
70  MOV L,#DAT0 ;data code 8bits
71  CALLL DATGEN
72  MOV L,#DAT1_0
73  CALLL DATGEN
74
75  ;;output custom code -----
76  MOV L,#CUS2 ;complement of custom code
77  CALLL DATGEN
78
79  ;;output data code -----
80  MOV L,#DAT2 ;complement of data code
81  CALLL DATGEN
82  MOV L,#DAT3_0
83  CALLL DATGEN
84  MOV L,#1
85  DECS L
86  JP .-1
87
88  ;;output EOB -----
89  MOV L,#0
90  SETB P2.(L)
91  CALLL D1 ;high for delay 1 msec
92  MOV L,#1
93  DECS L
94  JP .-1
95
96  MOV L,#0
97  CLRB P2.(L)
98
99  ;;re-setting debounce count to #1 -----
100  MOV H,#0
101  MOV L,#DEBOCNT
102  MOV @HL+,#1
103
104  ;;the frame gap is 8msec -----
105  CALLL D8
106  JPL MAIN
107
108
109
110
111
112  *****
113  ORG 0600H
114  JPL RESET
115  *****
116  ;;
117  ;;data & custom code generation
118  ;;high for .5 msec through p2.0
119  ;;If the value is '1', low for 1 msec
120  ;;otherwise, low for 2 msec.
121  ;;
122  DATGEN MOV A,L
123  CALL D0_5
124  CPBT @HL.0
125  JP .+2
126  CALL D2
127  CALL D1
128
129  CALL D0_5
130  CPBT @HL.1

```

518RCATX			518RCATX.src	11/27/1997	2 of 2 pp.
131		JP	.-2	196	DECS L
132		CALL	D2	197	JP
133		CALL	D1	198	MOV H,#4
134				199	MOV L,#0FH
135		CALL	D0_5	200	JP D_A
136		CPBT	@HL.2	201	
137		JP	.-2	202	D8 MOV L,#08H ;delay for 8 msec
138		CALL	D2	203	DECS L
139		CALL	D1	204	JP
140				205	MOV L,#02H
141		CALL	D0_5	206	JP D_A
142		CPBT	@HL.3	207	
143		JP	.-2	208	D4 MOV L,#06H ;delay for 4 msec
144		CALL	D2	209	MOV H,#4
145		CALL	D1_F	210	JP
146		RET		211	
147				212	D4_L MOV L,#04H
148				213	DECS L
149	D0_5	MOV	L,#0	214	JP
150		SETB	P2.(L)	215	
151				216	D_A MOV L,#07H
152		MOV	L,#0BH	217	CLR A
153		MOV	H,#4	218	ADDS A,#09H
154		DECS	L	219	MOV H,#4
155		JP	.-2	220	DECS A
156				221	JP
157		MOV	L,#0	222	MOV H,#4
158		CLRB	P2.(L)	223	DECS L
159		MOV	L,A	224	JP
160		RET		225	RET
161				226	
162	D2	MOV	L,#01H ;delay for 2 msec	227	
163		MOV	H,#4	228	org 0800h
164		MOV	H,#4	229	jpl reset
165		MOV	H,#4	230	org 0900h
166		DECS	L	231	jpl reset
167		JP	.-4	232	org 0a00h
168		MOV	H,#4	233	jpl reset
169		MOV	H,#4	234	org 0b00h
170	D1_F	MOV	L,#0DH ;be used in the fourth bit	235	jpl reset
171		MOV	H,#4	236	org 0c00h
172		MOV	H,#4	237	jpl reset
173		JP	.-2	238	org 0d00h
174	D1	MOV	L,#0FH ;delay for 1 msec	239	jpl reset
175		MOV	H,#4	240	org 0e00h
176		MOV	H,#4	241	jpl reset
177		MOV	H,#4	242	
178		DECS	L	243	
179		JP	.-3	244	
180		RET		245	
181				246	
182				247	
183				248	
184				249	
185				250	
186				251	
187		ORG	0700H	252	
188		JPL	RESET	253	
189				254	
190				255	
191	D20	CALL	D4	256	
192		CALL	D4	257	
193		CALL	D4	258	
194		MOV	L,#0EH	259	
195		MOV	H,#4	260	

```

1  ;;for PANASONIC FORMAT
2
3  ;;If a key is pressed, a frame is transmitted, and repeat pulse is
4  ;;transmitted until key off. The frame interval is 100 msec.
5
6  *** transmission waveform ***
7
8  
9
10 
11
12 
13
14
15
16 *** a frame waveform ***
17
18 
19
20 head pulse<- custom code -><-data code -><-custom code-><- data code -->
21
22
23
24
25
26
27 *** head pulse & data pulse ***
28
29 head pulse data'0' data'1'
30
31 3.4ms 3.4ms 0.9ms 0.8ms 2.4ms
32
33
34
35
36
37
38 TX MOV L,#09H ;carrier frequency(= 56.9 kHz,1/2 duty)
39 SETB P2.(L) ;2.9 <- high, 2.10 <- low
40 MOV L,#0AH
41 CLRB P2.(L)
42
43 ;;output head pulse -----
44 MOV H,#4
45 MOV L,#0
46 SETB P2.(L)
47 CALLL D3_4 ;high for delay 3.4 msec
48 MOV L,#0
49 CLRB P2.(L) ;low for delay 3.4 msec
50 CALLL D3_4L
51
52 ;;output custom code (= 5bits) -----
53 MOV L,#CUS0 ;output custom code(c0 - c3)
54 CALLL DATGEN
55 MOV L,#CUS1 ;output custom code(c4)
56 CALLL DATGEN0
57
58 ;;output data code (= 6bits) -----
59 MOV L,#DAT0 ;output data code(d0 - d3)
60 CALLL DATGEN
61 MOV L,#DAT1_0 ;output data code(d4,d5)
62 CALLL DATGEN1
63
64
65 ;;output custom code (= 5bits) -----
66 MOV L,#CUS2 ;complement of custom code(c0-c3)

```

```

66 CALLL DATGEN
67 MOV L,#CUS3 ;complement of custom code(c4)
68 CALLL DATGEN0
69
70
71 ;;output data code (= 6bits) -----
72 MOV L,#DAT2
73 CALLL DATGEN ;complement of data code(d0-d3)
74 MOV L,#DAT3_0
75 CALLL DATGEN1 ;complement of data code(d4,d5)
76 MOV H,#4 ;delay time
77 JPL E_OF
78
79
80
81
82
83
84
85
86
87
88 E_OF MOV H,#4
89 CALLL D0_9 ;finished bit
90
91
92 ;;a frame delay time (= 100 msec) -----
93 CALLL D100
94
95 ;;re-setting debounce count to #6 -----
96 MOV H,#0
97 MOV L,#DEBOCNT
98 MOV @HL+,#06H
99 JPL MAIN
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130

```

518PANTX				518PANTX.src	11/27/1997	2 of 2 pp.
131	CALL	D2_4		196	D3_4L	MOV L, #04H
132	CALL	D0_8		197		CLR A
133				198		ADDS A, #0EH
134	CALLL	D0_9		199		MOV H, #4
135	CPBT	@HL, 1		200		DECS A
136	CALL	D2_4		201		JP .-2
137	CALL	D0_8F		202		DECS L
138	RET			203		JP .-6
139				204		RET
140	DATGEN0	MOV A, L	;check only @hl.0	205		
141	CALLL	D0_9		206	D0_9	MOV L, #0
142	CPBT	@HL, 0		207		SETB P2.(L)
143	CALL	D2_4		208		
144	CALL	D0_8F		209		MOV L, #0CH
145	RET			210		MOV H, #4
146				211		MOV H, #4
147				212		MOV H, #4
148	D2_4	MOV L, #0DH	;delay for 2.4 msec	213		DECS L
149		MOV H, #4		214		JP .-4
150		MOV H, #4		215		MOV H, #4
151		MOV H, #4		216		
152		DECS L		217		MOV L, #0
153		JP .-4		218		CLRB P2.(L)
154		MOV H, #4		219		MOV L, A
155		MOV H, #4		220		RET
156		MOV H, #4		221		
157				222		
158	D0_8F	MOV L, #0AH	;delay for .8 msec	223		org 0900h
159		JP .+4		224		jpl reset
160	D0_8	MOV L, #0BH		225		org 0a00h
161		MOV H, #4		226		jpl reset
162		MOV H, #4		227		org 0b00h
163		DECS L		228		jpl reset
164		JP .-3		229		org 0c00h
165		MOV H, #4		230		jpl reset
166		RET		231		org 0d00h
167				232		jpl reset
168				233		org 0e00h
169				234		jpl reset
170				235		
171				236		
172				237		
173						
174	ORG	0800H				
175	JPL	RESET				
176						
177			;;;delay time subroutine by programming -----			
178	D100	MOV L, #4				
179		CLR A				
180		ADDS A, #0AH				
181		MOV H, #4				
182		DECS A				
183		JP .-2				
184		DECS L				
185		JP .-6				
186						
187		MOV L, #0CH				
188		DECS L				
189		JP .-1				
190						
191						
192						
193	D3_4	MOV L, #2	;delay for 3.4 msec			
194		DECS L				
195		JP .-1				

```

1: for MITSUBISHI FORMAT
2:
3: If a key is pressed, a frame waveform is transmitted. And repeat
4: pulse is transmitted until key off. The frame interval is 60 msec.
5: Separator is between custom code and data code.
6:
7: *** a frame waveform ***
8:
9:
10:
11:
12:
13:
14: |<- leader code ->|<--custom code -->| |separator|<--data code ->|
15: |<- 8ms ->|<-4ms->| 8-bit |<- 4ms ->| 8-bit |
16:
17: *** data pulse ***
18:
19:
20:
21:
22:
23:
24:
25:
26:
27: ** SEPARATOR **
28: The separator delimits custom code and data code and consists of low
29: for 4 msec. The separator can be determined at the receiver to
30: avoid interference with other remote control system and to establish
31: a system with very few operation errors.
32:
33: *****
34:
35:
36:
37:
38:
39:
40:
41:
42:
43:
44:
45:
46:
47:
48:
49:
50:
51:
52:
53:
54:
55:
56:
57:
58:
59:
60:
61:
62:
63:
64:
65:

```




```

67 -----
68 ;;output data code -----
69     MOV     L,#DAT0
70     CALL    CDGEN           ;output data code (d0 - d3)
71     MOV     L,#DAT1_0
72     CALL    CDGEN           ;output data code (d4 - d7)
73     MOV     H,#4
74     MOV     H,#4
75     JPL     S_DBCNT
76
77
78
79
80
81 -----
82     ORG     0600H
83     JPL     RESET
84 -----
85 -----
86 ;;low value checksum
87 ;;all values are supposed as high
88 ;;If the value is low, delay time for 1 msec.
89 -----
90 S_DBCNT CALLL D0_5           ;high for delay 0.5 msec
91 ;;re-setting debounce count to #1 -----
92     MOV     H,#0
93     MOV     L,#DEBOCNT
94     MOV     @HL+,#1
95
96 ;;a frame delay time -----
97 F_DELAY CALL D60
98
99
100 ;;check low number of custom code & data code
101 LOWSUM MOV H,#4
102     MOV     L,#CUS0           ;custom code (c0 - c3)
103     CALL    LOWCHEK
104     MOV     L,#CUS1           ;custom code (c4 - c7)
105     CALL    LOWCHEK
106     MOV     L,#DAT0           ;data code (d0 - d3)
107     CALL    LOWCHEK
108     MOV     L,#DAT1_0         ;data code (d4 - d7)
109     CALL    LOWCHEK
110     JPL     MAIN
111
112
113
114 LOWCHEK MOV A,L
115     CPBT   @HL.0
116     JP     LOW_1
117     CALLL  D2_F               ;add 1 msec
118
119 LOW_1 MOV L,A
120     CPBT   @HL.1
121     JP     LOW_2
122     CALLL  D2_F               ;add 1 msec
123
124 LOW_2 MOV L,A
125     CPBT   @HL.2
126     JP     LOW_3
127     CALLL  D2_F               ;add 1 msec
128
129 LOW_3 MOV L,A
130     CPBT   @HL.3

```

518MITTX				518MITTX.src		11/27/1997		2 of 2 pp.	
131	JP	LOW_R		196	CALL	D2			;otherwise, low for 1 msec
132		CALLL	D2_F	197	CALL	D1_F			
133	LOW_R	RET		198	RET				
134				199					
135				200	D2_F	MOV	L, #09H		
136				201		JP	.+3		
137				202	D2	MOV	L, #0AH		
138	;;delay time subroutine -----			203		JP	.+4		
139	D60	MOV	L, #0FH	204		MOV	H, #4		
140		MOV	H, #4	205		MOV	H, #4		
141		DECS	L	206		MOV	H, #4		
142		JP	.-2	207		DECS	L		
143				208		JP	.-4		
144		MOV	L, #03H	209					
145		JP	D_A	210	D1_F	MOV	L, #5		
146				211		JP	.+2		
147	D8	MOV	L, #0EH	212	D1	MOV	L, #7		
148		DECS	L	213		MOV	H, #4		
149		JP	.-1	214		DECS	L		
150				215		JP	.-2		
151		MOV	L, #9	216		MOV	H, #4		
152		JP	D_A	217		MOV	H, #4		
153	D4	MOV	L, #4	218		RET			
154	D_A	CLR	A	219					
155		ADDS	A, #0CH	220	D0_5	MOV	L, #0		
156	D_A1	MOV	H, #4	221		SETB	P2.(L)		
157		MOV	H, #4	222					
158		DECS	A	223		MOV	L, #0BH		
159		JP	.-3	224		MOV	H, #4		
160		DECS	L	225		DECS	L		
161		JP	.-7	226		JP	.-2		
162				227					
163		MOV	L, #3	228		MOV	L, #0		
164		DECS	L	229		CLR	P2.(L)		
165		JP	.-1	230		MOV	L, A		
166		RET		231		RET			
167				232					
168				233					
169				234					
170				235					
171				236					
172				237					
173	*****			238		org	0800h		
174		ORG	0700H	239		jpl	reset		
175		JPL	RESET	240		org	0900h		
176	*****			241		jpl	reset		
177	;;generate custom code & data code -----			242		org	0a00h		
178	CDGEN	MOV	A, L	243		jpl	reset		
179		CALL	D0_5	244		org	0b00h		
180		CPBT	@HL.0	245		jpl	reset		
181		CALL	D2	246		org	0c00h		
182		CALL	D1	247		jpl	reset		
183				248		org	0d00h		
184		CALL	D0_5	249		jpl	reset		
185		CPBT	@HL.1	250		org	0e00h		
186		CALL	D2	251		jpl	reset		
187		CALL	D1	252					
188				253					
189		CALL	D0_5						
190		CPBT	@HL.2						
191		CALL	D2						
192		CALL	D1						
193									
194		CALL	D0_5						
195		CPBT	@HL.3						

```

1  ;; for NEC format
2
3  ;; If a key pressed, a frame waveform is transmitted. And, continuous
4  ;; pulse is transmitted until key off. The frame interval is 108 msec.
5  ;; A frame consists of leader code, custom code, data code.
6  ;; -- leader code consists of high for 9 msec and low for 4.5 msec.
7  ;; -- custom code consists of 16-bit (custom code 8-bit, complement of
8  ;;   custom code 8-bit)
9  ;; -- data code consists of 16-bit (data code 8-bit, complement of data
10 ;;   code 8-bit)
11 *** transmission waveform ***
12
13 
14
15
16
17
18
19 *** a frame waveform ***
20
21 
22
23
24
25
26
27 *** continuous signal ***
28
29 
30
31
32
33
34
35
36 *** data pulse ****
37
38 
39
40
41
42
43
44
45
46 ORG 0500H
47 JPL RESET
48
49 TX MOV L,#9 ;select carrier frequency
50 CLRB P2.(L) ;(1/3 duty, 37.9 kHz)
51 MOV L,#0AH ;clear p2.9 & p2.10
52 CLRB P2.(L)
53
54 MOV H,#0
55 MOV L,#CONKEY ;if CONKEY is not zero,
56 CPNZ @HL ;tx. continuous signal
57 JP J_SIGCON
58
59 SIGOUT MOV @HL+,#1
60 ;;output leader pulse -----
61 MOV L,#0
62 SETB P2.(L)
63 CALLL D9 ;high for delay 9 msec
64 MOV L,#0
65 CLRB P2.(L)

```

```

66 CALLL D4_5 ;low for delay 4.5 msec
67
68 ;;output custom code -----
69 MOV L,#CUS0
70 CALLL DATGEN ;custom code (c0 - c3)
71 MOV L,#CUS1
72 CALLL DATGEN ;custom code (c4 - c7)
73 MOV L,#CUS2
74 CALLL DATGEN ;complement of custom code (c0 - c3)
75 MOV L,#CUS3
76 CALLL DATGEN ;complement of custom code (c4 - c7)
77
78 ;;output data code -----
79 MOV L,#DAT0
80 CALLL DATGEN ;data code (d0 - d3)
81 MOV L,#DAT1_0
82 CALLL DATGEN ;data code (d4 - d7)
83 MOV L,#DAT2
84 CALLL DATGEN ;complement of data code (d0 - d3)
85 MOV L,#DAT3_0
86 CALLL DATGEN ;complement of data code (d4 - d7)
87 MOV H,#4 ;delay time
88 MOV H,#4
89 MOV H,#4
90
91 ;;EOB (end of bit) -----
92
93 CALLL D_56
94
95 CALLL D108
96
97 ;;re-setting debounce count to #6 -----
98 MOV H,#0
99 MOV L,#DEBOCNT
100 MOV @HL+,#6
101
102 JPL MAIN
103
104 J_SIGCON
105 JPL SIGCON
106
107
108
109
110
111 *****
112 ORG 0600H
113 JPL RESET
114 *****
115 ;; output continue signal -----
116 ;;
117 ;; output leader pulse -----
118 SIGCON MOV L,#0
119 SETB P2.(L)
120 CALLL D9 ;high for delay 9 msec
121 MOV L,#0
122 CLRB P2.(L)
123
124 CALLL D2_25 ;low for delay 2.25 msec
125 MOV L,#0CH
126 CALLL D2_25F
127
128 ;;EOB (end of bit) -----
129 CALLL D_56 ;high for delay 0.56 msec
130

```

518NECTX		518NECTX.src	11/27/1997	2 of 2 pp.
131		196	CALL D2_25 ;otherwise, low for 1.125 msec	
132	;;re-setting debounce count to #0fh -----	197	CALL D1_125F	
133	MOV H,#0	198	RET	
134	MOV L,#DEBOCNT	199		
135	MOV @HL+,#0FH	200	D_56 MOV L,#0	
136		201	SETB P2.(L)	
137	;;	202	;	
138	CALL D96_19 ;delay time 96.19 msec	203	MOV L,#0CH	
139		204	MOV H,#4	
140	JPL MAIN	205	DECS L	
141		206	JP .-2	
142	;;; delay time of signal output(p2.0)	207	MOV H,#4	
143	D108 MOV L,#0AH	208	;	
144	MOV H,#4	209	MOV L,#0	
145	DECS L	210	CLRB P2.(L)	
146	JP .-2	211	MOV L,A	
147	MOV L,#0BH	212	RET	
148	JP D_A	213		
149		214	D2_25 MOV L,#0FH	
150	D96_19 MOV L,#0FH	215	D2_25F MOV H,#4	
151	CALL D_A	216	DECS L	
152	D9 MOV L,#0CH	217	JP .-2	
153	JP D_A	218	MOV H,#4	
154		219	MOV H,#4	
155	D4_5 MOV L,#7	220	D1_125 MOV L,#09H	
156	DECS L	221	JP .+2	
157	JP .-1	222	D1_125F MOV L,#08H	
158	MOV L,#05H	223	MOV H,#4	
159	D_A CLR A	224	DECS L	
160	ADDS A,#0FH	225	JP .-2	
161	MOV H,#4	226	MOV H,#4	
162	DECS A	227	RET	
163	JP .-2	228	;	
164	DECS L	229	org 0800h	
165	JP .-6	230	jpl reset	
166		231	org 0900h	
167	RET	232	jpl reset	
168	;	233	org 0a00h	
169	;	234	jpl reset	
170	;	235	org 0b00h	
171	;	236	jpl reset	
172	;	237	org 0c00h	
173	;	238	jpl reset	
174	ORG 0700H	239	org 0d00h	
175	JPL RESET	240	jpl reset	
176	;	241	org 0e00h	
177	;; subroutine for signal out of custom code & data code	242	jpl reset	
178	DATGEN MOV A,L	243		
179	CALL D_56 ;high for delay .56 msec	244		
180	CPBT @HL.0 ;if @hl.0 is high, low for 2.25 msec	245		
181	CALL D2_25 ;otherwise, low for 1.125 msec			
182	CALL D1_125			
183				
184	CALL D_56 ;high for delay .56 msec			
185	CPBT @HL.1 ;if @hl.1 is high, low for 2.25 msec			
186	CALL D2_25 ;otherwise, low for 1.125 msec			
187	CALL D1_125			
188				
189	CALL D_56 ;high for delay .56 msec			
190	CPBT @HL.2 ;if @hl.2 is high, low for 2.25 msec			
191	CALL D2_25 ;otherwise, low for 1.125 msec			
192	CALL D1_125			
193				
194	CALL D_56 ;high for delay .56 msec			
195	CPBT @HL.3 ;if @hl.3 is high, low for 2.25 msec			

```


1  ;; for NEC FORMAT
2
3  ;; If a key is pressed, a frame is transmitted. Continuous pulse is
4  ;; transmitted until key off. The frame interval is 108 msec.
5  ;; A frame consists of leader code, custom code (16-bit), data code
6  ;; (16-bit).
7  ;; --- reader code consists of high for 9msec and low for 4.5msec.
8  ;; --- data code consists of data code (8-bit), the complement of
9  ;; data code (8-bit).
10 ;; --- custom code consists of according to diodes(= 16-bit) between
11 ;; p2.6 and input port and between p2.1 and input port.

```

```

12 *** transmission waveform ***


```



```

21 *** a frame waveform ***


```



```

29 *** continuous signal ***


```



```

37 *** data pulse ***

```



```

47 ;; Carrier frequency: fosc/12 = 38 kHz, 1/3 duty

```

```

48 *****
49 ORG 0500H
50 JPL RESET
51 *****
52 ;; product custom code (c8 - c15) -----
53 TX MOV L,#0DH
54 CLR P2.(L)
55 MOV H,#4
56 MOV L,#CUS2
57 IN A,P0
58 NOTI A
59 DECS A
60 MOVZ @HL,A ;product custom code (c8 - c11)
61
62 MOV L,#0DH
63 SETB P2.(L)
64 MOV L,#CUS3
65 IN A,P0

```

```

66 NOTI A
67 DECS A
68 MOVZ @HL,A ;product custom code (c12 - c15)
69
70 ;;before code tx., programmer must select carrier frequency.
71 ;;select carrier frequency (= 1/3 duty, 37.9 kHz) -----
72 MOV L,#9
73 CLR P2.(L)
74 MOV L,#0AH
75 CLR P2.(L)
76
77 ;;continuous signal generate if CONKEY is not zero -----
78 MOV H,#0
79 MOV L,#CONKEY
80 CPNZ @HL
81 JP J_SIGCON
82
83 SIGOUT MOV @HL+,#1
84 ;;output head pulse -----
85 MOV L,#0
86 SETB P2.(L)
87 CALLL D9 ;high for delay 9 msec
88 MOV L,#0
89 CLR P2.(L)
90 CALLL D4_5 ;low for delay 4.5 msec
91
92 ;;output custom code -----
93 MOV L,#CUS0
94 CALLL DATGEN ;custom code (c0 - c3)
95 MOV L,#CUS1
96 CALLL DATGEN ;custom code (c4 - c7)
97 MOV L,#CUS2
98 CALLL DATGEN ;custom code (c8 - c11)
99 MOV L,#CUS3
100 CALLL DATGEN ;custom code (c12-c15)
101
102 ;;output data code -----
103 MOV L,#DAT0
104 CALLL DATGEN ;data code (d0 - d3)
105 MOV L,#DAT1_0
106 CALLL DATGEN ;data code (d4 - d7)
107 MOV L,#DAT2
108 CALLL DATGEN ;the complement of DAT0
109 MOV L,#DAT3_0
110 CALLL DATGEN ;the complement of DAT1_0
111 MOV H,#4 ;delay time
112 MOV H,#4
113 MOV H,#4
114
115 ;;E0B (end of bit) -----
116 CALLL D_56 ;high for .56 msec
117 JPL D108
118
119 J_SIGCON JPL SIGCON
120
121 ;
122 ;
123 ;
124 ;
125 ;
126 ;
127 ;
128 *****
129 ORG 0600H
130 JPL RESET

```

```

131 *****
132 ;;; until 108 msec (= a frame) -----
133 D108 MOV L,#7
134 DECS L
135 JP .-1
136
137 MOV L,#4
138 CALL D_A
139
140
141 ;;;re-setting debounce count to #5 -----
142 MOV H,#0
143 MOV L,#DEBOCNT
144 MOV @HL+,#5
145
146
147 ;;; delay time as many as low numbers of custom code -----
148 LOWCHEK MOV H,#4
149 MOV L,#CUS0 ;custom code (c0 - c3)
150 CALLL LOWDLY
151 MOV L,#CUS1 ;custom code (c4 - c7)
152 CALLL LOWDLY
153 MOV L,#CUS2 ;custom code (c8 - c11)
154 CALLL LOWDLY
155 MOV L,#CUS3 ;custom code (c12-c15)
156 CALLL LOWDLY
157 JPL MAIN
158 ;;; output continuous signal -----
159 ;;;
160 ;;; output head pulse -----
161 SIGCON MOV L,#0
162 SETB P2.(L)
163 CALLL D9 ;high for delay 9 msec
164 MOV L,#0
165 CLRB P2.(L)
166
167 CALLL D2_25 ;low for delay 2.25 msec
168 MOV L,#0CH
169 CALLL D2_25F
170
171 ;;;E0B (end of bit) -----
172
173 CALLL D_56 ;high for delay 0.56 msec
174
175 ;;;re-setting debounce count to #0fh -----
176 MOV H,#0
177 MOV L,#DEBOCNT
178 MOV @HL+,#0FH
179
180 ;;;
181 CALL D96_19 ;delay time 96.19 msec
182
183 JPL MAIN
184
185 ;;; delay time of signal output(p2.0)
186
187 D96_19 MOV L,#0CH
188 MOV H,#4
189 DECS L
190 JP .-2
191 MOV L,#0EH
192 CALL D_A
193
194 D9 MOV L,#0CH
195 JP D_A

```

```

196
197 D4_5 MOV L,#7
198 DECS L
199 JP .-1
200 MOV L,#05H
201 D_A CLR A
202 ADDS A,#0FH
203 MOV H,#4
204 DECS A
205 JP .-2
206 DECS L
207 JP .-6
208
209 RET
210
211
212
213
214 *****
215 ORG 0700H
216 JPL RESET
217 *****
218 ;;; subroutine for signal out of custom code & data code
219 DATGEN MOV A,L
220 CALL D_56 ;high for .56 msec
221 CPBT @HL.0 ;if @hl.0 is high, low for 2.25 msec.
222 CALL D2_25 ;otherwise low for 1.125 msec.
223 CALL D1_125
224
225 CALL D_56 ;high for .56 msec
226 CPBT @HL.1 ;if @hl.1 is high, low for 2.25 msec.
227 CALL D2_25 ;otherwise low for 1.125 msec.
228 CALL D1_125
229
230 CALL D_56 ;high for .56 msec
231 CPBT @HL.2 ;if @hl.2 is high, low for 2.25 msec.
232 CALL D2_25 ;otherwise low for 1.125 msec.
233 CALL D1_125
234
235 CALL D_56 ;high for .56 msec
236 CPBT @HL.3 ;if @hl.3 is high, low for 2.25 msec.
237 CALL D2_25 ;otherwise low for 1.125 msec.
238 CALL D1_125F
239 RET
240
241 D_56 MOV L,#0
242 SETB P2.(L)
243
244 ;
245 MOV L,#0CH
246 MOV H,#4
247 DECS L
248 JP .-2
249 MOV H,#4
250
251 ;
252 MOV L,#0
253 CLRB P2.(L)
254 MOV L,A
255 RET
256
257 D2_25D MOV L,#0FH
258 JP .+4
259 D2_25 MOV L,#0FH
260 D2_25F MOV H,#4

```

```
261      MOV     H,#4
262      DECS    L
263      JP      ,-2
264      D1_125  MOV     L,#09H
265      JP      ,+2
266      D1_125F MOV     L,#08H
267      MOV     H,#4
268      DECS    L
269      JP      ,-2
270      MOV     H,#4
271      RET
272
273      LOWDLY  MOV     A,L
274      CPBT    @HL,3      ;if @hl.3 is low, add delay 1.125 msec
275      JP      LOW_2
276      CALL    D2_25D
277
278      LOW_2   MOV     L,A
279      CPBT    @HL,2      ;if @hl.2 is low, add delay 1.125 msec
280      JP      LOW_1
281      CALL    D2_25D
282
283      LOW_1   MOV     L,A
284      CPBT    @HL,1      ;if @hl.1 is low, add delay 1.125 msec
285      JP      LOW_0
286      CALL    D2_25D
287
288      LOW_0   MOV     L,A
289      CPBT    @HL,0      ;if @hl.0 is low, add delay 1.125 msec
290      JP      LOW_R
291      CALL    D2_25D
292
293      LOW_R   RET
294
295      ;-----
296      org     0800h
297      jpl     reset
298      org     0900h
299      jpl     reset
300      org     0a00h
301      jpl     reset
302      org     0b00h
303      jpl     reset
304      org     0c00h
305      jpl     reset
306      org     0d00h
307      jpl     reset
308      org     0e00h
309      jpl     reset
310
311
312
313
```