

4M x 8Bit x 4 Banks Synchronous DRAM in sTSOP**FEATURES**


- JEDEC standard 3.3V power supply
- LVTTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
 - CAS latency (2 & 3)
 - Burst length (1, 2, 4, 8 & Full page)
 - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)

GENERAL DESCRIPTION

The K4S280832C-N is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 8 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S280832C-NC/L75	133MHz(CL=3)	LVTTTL	54 sTSOP(II)
K4S280832C-NC/L1H	100MHz(CL=2)		
K4S280832C-NC/L1L	100MHz(CL=3)		

FUNCTIONAL BLOCK DIAGRAM

* Samsung Electronics reserves the right to change products or specification without notice.

PIN CONFIGURATION (Top view)



PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
$\overline{\text{CS}}$	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A ₀ ~ A ₁₁	Address	Row/column addresses are multiplexed on the same pins. Row address : RA ₀ ~ RA ₁₁ , Column address : CA ₀ ~ CA ₉
BA ₀ ~ BA ₁	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{\text{RAS}}$	Row address strobe	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
$\overline{\text{CAS}}$	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
$\overline{\text{WE}}$	Write enable	Enables write operation and row precharge. Latches data in starting from $\overline{\text{CAS}}$, $\overline{\text{WE}}$ active.
DQM	Data input/output mask	Makes data output Hi-Z, t _{SHZ} after the clock and masks the output. Blocks data input when DQM active.
DQ ₀ ~ 7	Data input/output	Data inputs/outputs are multiplexed on the same pins.
V _{DD} /V _{SS}	Power supply/ground	Power and ground for the input buffers and the core logic.
V _{DDQ} /V _{SSQ}	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 ~ 4.6	V
Voltage on V _{DD} supply relative to Vss	V _{DD} , V _{DDQ}	-1.0 ~ 4.6	V
Storage temperature	T _{STG}	-55 ~ +150	°C
Power dissipation	P _D	1	W
Short circuit current	I _{OS}	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, T_A = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V _{DD} , V _{DDQ}	3.0	3.3	3.6	V	
Input logic high voltage	V _{IH}	2.0	3.0	V _{DD} +0.3	V	1
Input logic low voltage	V _{IL}	-0.3	0	0.8	V	2
Output logic high voltage	V _{OH}	2.4	-	-	V	I _{OH} = -2mA
Output logic low voltage	V _{OL}	-	-	0.4	V	I _{OL} = 2mA
Input leakage current	I _{LI}	-10	-	10	uA	3

Notes : 1. V_{IH} (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.
2. V_{IL} (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ V_{IN} ≤ V_{DDQ},
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (V_{DD} = 3.3V, T_A = 23°C, f = 1MHz, V_{REF} = 1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	C _{CLK}	2.5	4.0	pF	1
RAS, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{CS}}$, CKE, DQM	C _{IN}	2.5	5.0	pF	2
Address	C _{ADD}	2.5	5.0	pF	2
DQ ₀ ~ DQ ₇	C _{OUT}	4.0	6.5	pF	3

DC CHARACTERISTICS


(Recommended operating condition unless otherwise noted, $T_A = 0$ to 70°C)

Parameter	Sym- bol	Test Condition	Version			Unit	Note
			-75	-1H	-1L		
Operating current (One bank active)	I _{CC1}	Burst length = 1 t _{RC} ≥ t _{RC} (min) I _O = 0 mA	120	110	110	mA	1
Precharge standby current in power-down mode	I _{CC2P}	CKE ≤ V _{IL} (max), t _{CC} = 10ns	1			mA	
	I _{CC2PS}	CKE & CLK ≤ V _{IL} (max), t _{CC} = ∞	1				
Precharge standby current in non power-down mode	I _{CC2N}	CKE ≥ V _{IH} (min), $\overline{\text{CS}}$ ≥ V _{IH} (min), t _{CC} = 10ns Input signals are changed one time during 20ns	20			mA	
	I _{CC2NS}	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max), t _{CC} = ∞ Input signals are stable	7				
Active standby current in power-down mode	I _{CC3P}	CKE ≤ V _{IL} (max), t _{CC} = 10ns	5			mA	
	I _{CC3PS}	CKE & CLK ≤ V _{IL} (max), t _{CC} = ∞	5				
Active standby current in non power-down mode (One bank active)	I _{CC3N}	CKE ≥ V _{IH} (min), $\overline{\text{CS}}$ ≥ V _{IH} (min), t _{CC} = 10ns Input signals are changed one time during 20ns	30			mA	
	I _{CC3NS}	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max), t _{CC} = ∞ Input signals are stable	20			mA	
Operating current (Burst mode)	I _{CC4}	I _O = 0 mA Page burst 4Banks Activated t _{CCD} = 2CLKs	150	125	125	mA	1
Refresh current	I _{CC5}	t _{RC} ≥ t _{RC} (min)	220	210	210	mA	2
Self refresh current	I _{CC6}	CKE ≤ 0.2V	C	1.5		mA	3
			L	800		uA	4


- Notes :**
1. Measured with outputs open.
 2. Refresh period is 64ms.
 3. K4S280832C-NC**
 4. K4S280832C-NL**
 5. Unless otherwise noted, input swing level is CMOS($V_{IH}/V_{IL}=V_{DDQ}/V_{SSQ}$)

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value	Unit
AC input levels (V_{ih}/V_{il})	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol	Version			Unit	Note
			- 75	- 1H	-1L		
Row active to row active delay		tRRD(min)	15	20	20	ns	1
RAS to CAS delay		tRCD(min)	20	20	20	ns	1
Row precharge time		tRP(min)	20	20	20	ns	1
Row active time		tRAS (min)	45	50	50	ns	1
		tRAS(max)	100			us	
Row cycle time		tRC(min)	65	70	70	ns	1
Last data in to row precharge		tRDL(min)	2			CLK	2,5
Last data in to Active delay		tDAL(min)	2 CLK + 20 ns			-	5
Last data in to new col. address delay		tCDL(min)	1			CLK	2
Last data in to burst stop		tBDL(min)	1			CLK	2
Col. address to col. address delay		tCCD(min)	1			CLK	3
Number of valid output data	CAS latency=3		2			ea	4
	CAS latency=2		-	1			

- Notes :**
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of row precharge interrupt, auto precharge and read burst stop.
 5. $t_{RD}=1CLK$ and $t_{DAL}=1CLK+20ns$ is also supported .
SAMSUNG recommends $t_{RD}=2CLK$ and $t_{DAL}=2CLK + 20ns$.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	- 75		- 1H		- 1L		Unit	Note
			Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tCC	7.5	1000	10	1000	10	1000	ns	1
	CAS latency=2		-		10		12			
CLK to valid output delay	CAS latency=3	tSAC		5.4		6		6	ns	1,2
	CAS latency=2			-		6		7		
Output data hold time	CAS latency=3	tOH	3		3		3		ns	2
	CAS latency=2		-		3		3			
CLK high pulse width		tCH	2.5		3		3		ns	3
CLK low pulse width		tCL	2.5		3		3		ns	3
Input setup time		tSS	1.5		2		2		ns	3
Input hold time		tSH	0.8		1		1		ns	3
CLK to output in Low-Z		tSLZ	1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4		6		6	ns	
	CAS latency=2			-		6		7		

- Notes :**
- Parameters depend on programmed CAS latency.
 - If clock rising time is longer than 1ns, $(tr/2-0.5)ns$ should be added to the parameter.
 - Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., $[(tr + tf)/2-1]ns$ should be added to the parameter.

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

Parameter	Symbol	Condition	Min	Typ	Max	Unit	Notes
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	1.37		4.37	Volts/ns	3
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	1.30		3.8	Volts/ns	3
Output rise time	trh	Measure in linear region : 1.2V ~ 1.8V	2.8	3.9	5.6	Volts/ns	1,2
Output fall time	tfh	Measure in linear region : 1.2V ~ 1.8V	2.0	2.9	5.0	Volts/ns	1,2

- Notes :**
- Rise time specification based on $0pF + 50\ \Omega$ to V_{SS} , use these values to design to.
 - Fall time specification based on $0pF + 50\ \Omega$ to V_{DD} , use these values to design to.
 - Measured into 50pF only, use these values to characterize to.
 - All measurements done with respect to V_{SS} .

SIMPLIFIED TRUTH TABLE

Command			CKEn-1	CKEn	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	DQM	BA _{0,1}	A ₁₀ /AP	A ₁₁ , A ₉ ~ A ₀	Note
Register	Mode register set		H	X	L	L	L	L	X	OP code			1,2
Refresh	Auto refresh		H	H	L	L	L	H	X	X			3
	Self Refresh	L		3									
		Exit	L	H	L	H	H	H	X	X			3
					H	X	X	X					3
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address		
Read & column address	Auto precharge disable		H	X	L	H	L	H	X	V	L	Column address (A ₀ ~ A ₉)	4
	Auto precharge enable										H		4,5
Write & column address	Auto precharge disable		H	X	L	H	L	L	X	V	L	Column address (A ₀ ~ A ₉)	4
	Auto precharge enable										H		4,5
Burst stop			H	X	L	H	H	L	X	X			6
Precharge	Bank selection		H	X	L	L	H	L	X	V	L	X	
	All banks									X	H		
Clock suspend or active power down		Entry	H	L	H	X	X	X	X	X			
					L	V	V	V					
		Exit	L	H	X	X	X	X	X				
Precharge power down mode		Entry	H	L	H	X	X	X	X	X			
					L	H	H	H					
		Exit	L	H	H	X	X	X	X				
					L	V	V	V					
DQM			H	X					V	X			7
No operation command			H	X	H	X	X	X	X	X			
					L	H	H	H					

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes : 1. OP Code : Operand codeA₀ ~ A₁₁ & BA₀ ~ BA₁ : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA₀ ~ BA₁ : Bank select addresses.If both BA₀ and BA₁ are "Low" at read, write, row active and precharge, bank A is selected.If both BA₀ is "Low" and BA₁ is "High" at read, write, row active and precharge, bank B is selected.If both BA₀ is "High" and BA₁ is "Low" at read, write, row active and precharge, bank C is selected.If both BA₀ and BA₁ are "High" at read, write, row active and precharge, bank D is selected.If A₁₀/AP is "High" at row precharge, BA₀ and BA₁ is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at t_{RP} after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

shrink-TSOP

K4S280832C-N

CMOS SDRAM

PACKAGE DIMENSIONS FOR 54-sTSOP

Unit : Millimeters

