K6R1004V1A-C CMOS SRAM

Document Title

256Kx4 High Speed Static RAM(3.3V Operating), Revolutionary Pin out.

Revision History

Rev.No.	<u>History</u>			<u>Draft Data</u>	Remark
Rev. 0.0	Initial release with D	esign Target.		Jan. 18th, 1995	Design Target
Rev. 1.0	Release to Prelimina 1.1. Replace Design	ary Data Sheet. Target to Preliminary.		Apr. 22th, 1995	Preliminary
Rev. 2.0	Release to final Data 2.1. Delete Prelimina			Feb. 29th, 1996	Final
Rev. 3.0		• /		Jul. 16th, 1996	Final
Rev. 4.0	4.1. Add Industrial T ters as Common 4.1.1. Add K6R Range. 4.1.2. Add orde 4.1.3. Add the of 4.2. Add timing diag	erature Range parts. emperature Range parts vercial Temperature Range 1004V1A parts for Industrating information. condition for operating at Irram to define twp as "(Times=Controlled)".	parts. rial Temperature ndustrial Temp. Range.	Jun. 2nd, 1997	Final
Rev. 5.0	5.3. Delete 17ns Pa 5.4. Delete TSOP2 I 5.5. Delete Industria	ntention Characteristics ar rt.	rt.	Feb. 25th, 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



256K x 4 Bit(with OE) High-Speed CMOS Static RAM(3.3V Operating)

FEATURES

• Fast Access Time 12, 15, 20ns(Max.)

Low Power Dissipation

Standby (TTL) : 20mA(Max.) (CMOS) : 5mA(Max.)

Operating K6R1004V1A-12: 130mA(Max.) K6R1004V1A-15: 125mA(Max.) K6R1004V1A-20: 120mA(Max.)


- Single 3.3 ± 0.3 V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration

K6R1004V1A-J: 32-SOJ-400

GENERAL DESCRIPTION

The K6R1004V1A is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The K6R1004V1A uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1004V1A is packaged in a 400 mil 32-pin plastic SOJ.


PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function		
A0 - A17	Address Inputs		
WE	Write Enable		
CS	Chip Select		
ŌE	Output Enable		
I/O1 ~ I/O4	Data Inputs/Outputs		
Vcc	Power(+3.3V)		
Vss	Ground		
N.C	No Connection		

FUNCTIONAL BLOCK DIAGRAM



K6R1004V1A-C CMOS SRAM

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc + 0.3**	V
Input Low Voltage	VIL	-0.3*	-	0.8	V

^{*} VIL(Min) = -2.0V a.c(Pulse Width $\leq 10ns$) for $1 \leq 20mA$

DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	ILI	VIN = Vss to Vcc	-2	2	μΑ	
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc	-2	2	μΑ	
Operating Current	Icc	Min. Cycle, 100% Duty	12ns	-	130	mA
		CS=VIL, VIN = VIH or VIL,	15ns	-	125	
		1001-0111A	20ns	-	120	
Standby Current	ISB	Min. Cycle, CS=Vін		-	20	mA
	ISB1	f=0MHz, CS ≥Vcc-0.2V, Vin ≥Vcc-0.2V or Vin≤0.2V		-	5	mA
Output Low Voltage Level	Vol	IoL=8mA	-	0.4	V	
Output High Voltage Level	Voн	IoH=-4mA	2.4	-	V	

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

^{*} Capacitance is sampled and not 100% tested.



^{**} VIH(Max) = Vcc + 2.0V a.c (Pulse Width ≤ 10ns) for I ≤ 20mA

K6R1004V1A-C

AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.)


TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)

Dout $RL = 50\Omega$ VL = 1.5V $Zo = 50\Omega$ $30pF^*$

Output Loads(B) for tHz, tLz, tWHz, tOW, tOLz & tOHz



CMOS SRAM

READ CYCLE

Parameter	Cumbal	K6R100	4V1A-12	K6R100	4V1A-15	K6R100	4V1A-20	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	12	-	15	-	20	-	ns
Address Access Time	taa	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	12	-	15	-	20	ns
Output Enable to Valid Output	toe	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tonz	0	6	0	7	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	12	-	15	-	20	ns



^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


K6R1004V1A-C

WRITE CYCLE


Parameter	Symbol	K6R100	4V1A-12	K6R1004V1A-15		K6R1004V1A-20		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Oill
Write Cycle Time	twc	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	twp	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	twP1	12	-	15	-	20	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	6	0	7	0	9	ns
Data to Write Time Overlap	tow	6	-	7	=	9	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{\text{CS}}=\overline{\text{OE}}=\text{VIL}$, $\overline{\text{WE}}=\text{V}_{\text{IH}}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




K6R1004V1A-C **CMOS SRAM**

NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.

 3. thz and tohz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voh or
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured space ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{\text{CS}}=\text{V}_{\text{IL}}$.
- 7. Address valid prior to coincident with CS transition low.
 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





K6R1004V1A-C **CMOS SRAM**

TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the <u>last valid address</u> to the first transition address.
- 2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition $\overline{\text{CS}}$ going high or $\overline{\text{WE}}$ going high. two is measured from the beginning of write to the end of
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as \overline{CS} or \overline{WE} going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10.When $\overline{\text{CS}}$ is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

cs	WE	OE	Mode	I/O Pin	Supply Current
Н	X	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	DIN	Icc

^{*} X means Don't Care.



K6R1004V1A-C CMOS SRAM

PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400

