

Document Title**128K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM****Revision History**

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Design target	October 2, 1996	Advance
0.1	Initial draft - Add KM616FV2000 Family - Erase KM616FU1000 Family and KM616FS1000 Family support 2.3~3.3V operating Vcc. - Concept change high power version to low low power version IsB1=10μA(Max) - Add super low power version with special handling IsB1=2.0μA(Max) - Reduce Icc & Icc1 Write : 25mA to 20mA at Vcc=3.6V(Max)	December 1, 1996	Preliminary
1.0	Finalize - Change datasheet format - Erase reverse type package	March 4, 1998	Final
2.0	Revise - Add 48-μBGA type package	May 3, 1999	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.

FEATURES


- ## GENERAL DESCRIPTION

The K6F2016V3M, K6F2016S3M and K6F2016R3M families are fabricated by SAMSUNG's advanced Full CMOS process technology. The families support various operating temperature ranges for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.


Product Family	Operating Temperature	Vcc Range	Speed(ns)	Power Dissipation		PKG Type
				Standby (I _{sb1} , Max)	Operating (I _{cc2} , Max)	
K6F2016V3M-C	Commercial(0~70°C)	3.0~3.6V	70 ¹⁾ /85@V _{cc} =3.3±0.3V	10μA ²⁾	80mA	44-TSOP2-Forward
K6F2016S3M-C		2.3~3.3V	85@V _{cc} =3.0±0.3V 120 ¹⁾ /150@V _{cc} =2.5±0.2V		80mA 50mA	
K6F2016R3M-C		1.8~2.7V	300 ¹⁾ @V _{cc} =2.0±0.2V		20mA	
K6F2016V3M-I	3.0~3.6V	70 ¹⁾ /85@V _{cc} =3.3±0.3V	80mA			
K6F2016S3M-I	Industrial(-40~85°C)	2.3~3.3V	85@V _{cc} =3.0±0.3V 120 ¹⁾ /150@V _{cc} =2.5±0.2V		80mA 50mA	44-TSOP2 Forward
K6F2016R3M-I		1.8~2.7V	300 ¹⁾ @V _{cc} =2.0±0.2V		20mA	48-μBGA ³⁾

3. Available parts are 100ns@ $V_{CC}=3.0\pm0.3V$, 150ns@ $V_{CC}=2.5\pm0.2V$ and 300ns@ $V_{CC}=2.0\pm0.2V$ with 30pF test load.

FUNCTIONAL BLOCK DIAGRAM



Name	Function	Name	Function
$\overline{CS}$	Chip Select Input	$\overline{LB}$	Lower Byte(I/O ₁₋₈)
$\overline{OE}$	Output Enable Input	$\overline{UB}$	Upper Byte(I/O ₉₋₁₆)
$\overline{WE}$	Write Enable Input	V _{cc}	Power
A ₀ ~A ₁₆	Address Inputs	V _{ss}	Ground
I/O ₁ ~I/O ₁₆	Data Inputs/Outputs	N.C.	No Connection



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

PRODUCT LIST

Commercial Temperature Products(0~70°C)		Industrial Temperature Products(-40~85°C)	
Part Name	Function	Part Name	Function
K6F2016V3M-TC70 K6F2016V3M-TC85	44-TSOP2 F, 70ns, 3.3V, LL 44-TSOP2 F, 85ns, 3.3V, LL	K6F2016V3M-TI70 K6F2016V3M-TI85	44-TSOP2 F, 70ns, 3.3V, LL 44-TSOP2 F, 85ns, 3.3V, LL
K6F2016S3M-TC12 K6F2016S3M-TC15	44-TSOP2 F, 120/85ns, 2.5/3.0V, LL 44-TSOP2 F, 150/85ns, 2.5/3.0V, LL	K6F2016S3M-TI12 K6F2016S3M-TI15 K6F2016S3M-ZI15	44-TSOP2 F, 120/85ns, 2.5/3.0V, LL 44-TSOP2 F, 150/85ns, 2.5/3.0V, LL 48-μBGA, 2.5V/3.0V, 150/100ns
K6F2016R3M-TC30	44-TSOP2 F, 300ns, 2.0/2.5V, LL	K6F2016R3M-TI30 K6F2016R3M-ZI30	44-TSOP2 F, 300ns, 2.0/2.5V, LL 48-μBGA, 1.8V/2.5V, 300ns

FUNCTIONAL DESCRIPTION

CS	OE	WE	LB	UB	I/O ₁₋₈	I/O ₉₋₁₆	Mode	Power
H	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
L	H	H	X ¹⁾	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	X ¹⁾	X ¹⁾	H	H	High-Z	High-Z	Output Disabled	Active
L	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	L	H	L	L	Dout	Dout	Word Read	Active
L	X ¹⁾	L	L	H	Din	High-Z	Lower Byte Write	Active
L	X ¹⁾	L	H	L	High-Z	Din	Upper Byte Write	Active
L	X ¹⁾	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be in low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.2 to 3.6V ²⁾	V	-
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.2 to 4.0V ³⁾	V	-
Power Dissipation	P _D	1.0	W	-
Storage temperature	T _{STG}	-55 to 150	°C	-
Operating Temperature	T _A	0 to 70	°C	K6F2016V3M-C, K6F2016S3M-C, K6F2016R3M-C K6F2016V3M-I, K6F2016S3M-I, K6F2016R3M-I
		-40 to 85	°C	
Soldering temperature and time	T _{SOLDER}	260°C, 5sec (Lead Only)	-	-

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. V_{IN}/V_{OUT}= -0.2 to 3.9V for K6F2016V3M Family.

3. V_{CC}= -0.2 to 4.6V for K6F2016V3M Family

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Product	Min	Typ	Max	Unit
Supply voltage	V _{CC}	K6F2016V3M Family	3.0	3.3	3.6	V
		K6F2016S3M Family	2.3	2.5/3.0	3.3	
		K6F2016R3M Family	1.8	2.0/2.5	2.7	
Ground	V _{SS}	All Family	0	0	0	V
Input high voltage	V _{IH}	K6F2016V3M Family	V _{CC} =3.3±0.3V	2.2	-	V _{CC} +0.2 ²⁾
		K6F2016S3M Family	V _{CC} =3.0±0.3V	2.2		
			V _{CC} =2.5±0.2V	2.0		
		K6F2016R3M Family	V _{CC} =2.5±0.2V	2.0		
Input low voltage	V _{IL}	All Family	V _{CC} =2.0±0.2V	1.6	-	V
			-0.2 ³⁾	-		

Note

1. Commercial Product : T_A=0 to 70°C, unless otherwise specifiedIndustrial Product : T_A=-40 to 85°C, unless otherwise specified2. Overshoot : V_{CC} + 1.0V in case of pulse width ≤20ns

3. Undershoot : -1.0V in case of pulse width ≤20ns

4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	μA
Output leakage current	I _{LO}	$\overline{CS}$ =V _{IH} or $\overline{OE}$ =V _{IH} or $\overline{WE}$ =V _{IL} , V _{IO} =V _{SS} to V _{CC}	-1	-	1	μA
Operating power supply current	I _{CC}	I _{IO} =0mA, $\overline{CS}$ =V _{IL} , V _{IN} =V _{IL} or V _{IH} , Read	-	-	3	mA
Average operating current	I _{CC1}	Cycle time=1μs, 100% duty, I _{IO} =0mA, $\overline{CS}$ ≤0.2V, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	Read	-	-	7
			Write	-	-	20
	I _{CC2}	Cycle time=Min, 100% duty, I _{IO} =0mA, $\overline{CS}$ =V _{IL} , V _{IN} =V _{IL} or V _{IH}	V _{CC} =3.3V@70ns	-	-	70
			V _{CC} =2.7V@120ns	-	-	60
			V _{CC} =2.2V@300ns	-	-	20
Output low voltage	V _{OL}	I _{OL}	2.1mA at V _{CC} =3.0/3.3V	-	-	0.4
			0.5mA at V _{CC} =2.5V	-	-	0.4
			0.33mA at V _{CC} =2.0V	-	-	0.4
Output high voltage	V _{OH}	I _{OH}	-1.0mA at V _{CC} =3.0/3.3V	2.4	-	-
			-0.5mA at V _{CC} =2.5V	2.0	-	-
			-0.44mA at V _{CC} =2.0V	1.6	-	-
Standby Current(TTL)	I _{SB}	$\overline{CS}$ =V _{IH} , Other inputs=V _{IL} or V _{IH}	-	-	0.3	mA
Standby Current(CMOS)	I _{SB1}	$\overline{CS}$ ≥V _{CC} -0.2V, Other inputs=0-V _{CC}	-	-	10 ¹⁾	μA

1. Super low power product=2μA with special handling.

AC OPERATING CONDITIONS


TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level : 0.4 to 2.2V for V_{CC}=3.3V, 3.0V, 2.5V
0.4 to 1.8V for V_{CC}=2.0V

Input rising and falling time : 5ns

Input and output reference voltage : 1.5V for V_{CC}=3.3V, 3.0V
1.1V for V_{CC}=2.5V
0.9V for V_{CC}=2.0V

Output load (See right) : C_L=100pF+1TTL
C_L=30pF+1TTL



1. Including scope and jig capacitance
2. R₁=3070Ω, R₂=3150Ω
3. V_{TM}=2.8V for V_{CC}=3.0/3.3V
=2.3V for V_{CC}=2.5V
=1.8V for V_{CC}=2.0V

AC CHARACTERISTICS (Commercial product : T_A=0 to 70°C, Industrial product : T_A=-40 to 85°C
K6F2016V3M Family : V_{CC}=3.0~3.6V, K6F2016S3M Family : V_{CC}=2.3~3.3V,
K6F2016R3M Family : V_{CC}=1.8~2.7V)



Parameter List		Symbol	Speed Bins												Units
			70ns		85ns		100ns		120ns		150ns		300ns		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read	Read cycle time	tRC	70	-	85	-	100	-	120	-	150	-	300	-	ns
	Address access time	tAA	-	70	-	85	-	100	-	120	-	150	-	300	ns
	Chip select to output	tCO	-	70	-	85	-	100	-	120	-	150	-	300	ns
	Output enable to valid output	tOE	-	35	-	45	-	50	-	60	-	75	-	150	ns
	UB, LB Access Time	tBA	-	35	-	45	-	50	-	60	-	75	-	150	ns
	Chip select to low-Z output	tLZ	10	-	10	-	10	-	20	-	20	-	50	-	ns
	Output enable to low-Z output	tOLZ, tBLZ	5	-	5	-	5	-	20	-	20	-	30	-	ns
	Chip disable to high-Z output	tHZ	0	25	0	25	0	30	0	35	0	40	0	60	ns
	Output disable to high-Z output	tOHZ, tBHZ	0	25	0	25	0	30	0	35	0	40	0	60	ns
	Output hold from address change	tOH	10	-	15	-	15	-	15	-	15	-	30	-	ns
Write	Write cycle time	tWC	70	-	85	-	100	-	120	-	150	-	300	-	ns
	Chip select to end of write	tCW	65	-	70	-	80	-	100	-	120	-	300	-	ns
	Address set-up time	tAS	0	-	0	-	0	-	0	-	0	-	0	-	ns
	Address valid to end of write	tAW	65	-	70	-	80	-	100	-	120	-	300	-	ns
	Write pulse width	tWP	55	-	60	-	70	-	80	-	100	-	200	-	ns
	UB, LB Valid to End of Write	tBW	65	-	70	-	80	-	100	-	120	-	300	-	ns
	Write recovery time	tWR	0	-	0	-	0	-	0	-	0	-	0	-	ns
	Write to output high-Z	tWHZ	0	25	0	25	0	30	0	35	0	40	0	60	ns
	Data to write time overlap	tdW	30	-	35	-	40	-	50	-	60	-	120	-	ns
	Data hold from write time	tdH	0	-	0	-	0	-	0	-	0	-	0	-	ns
	End write to output low-Z	tOW	5	-	5	-	5	-	5	-	5	-	20	-	ns

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Typ	Max	Unit
V _{CC} for data retention	V _{DR}	$\overline{CS} \geq V_{CC} - 0.2V$	1.5	-	3.6	V
Data retention current	I _{DR}	V _{CC} =3.0V, $\overline{CS} \geq V_{CC} - 0.2V$	-	-	10 ¹⁾	μA
Data retention set-up time	t _{SDR}	See data retention waveform	0	-	-	ns
Recovery time	t _{RDR}		t _{RC}	-	-	



1. Super low power product=2μA with special handling.


TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, $\overline{UB}$ or/and $\overline{LB}=V_{IL}$)TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)

NOTES (READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.


TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{WE}$ Controlled)TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{CS}$ Controlled)

TIMING WAVEFORM OF WRITE CYCLE(3) ($\overline{UB}$, $\overline{LB}$ Controlled)

NOTES (WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of low $\overline{CS}$ and low $\overline{WE}$. A write begins when $\overline{CS}$ goes low and $\overline{WE}$ goes low with asserting $\overline{UB}$ or $\overline{LB}$ for single byte operation or simultaneously asserting $\overline{UB}$ and $\overline{LB}$ for double byte operation. A write ends at the earliest transition when $\overline{CS}$ goes high and $\overline{WE}$ goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the $\overline{CS}$ going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS}$ or $\overline{WE}$ going high.


DATA RETENTION WAVE FORM

 $\overline{CS}$ controlled

PACKAGE DIMENSIONS

Units: millimeters(inches)

44 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)



PACKAGE DIMENSIONS

48 BALL MICRO BALL GRID ARRAY- 0.75mm ball pitch

Units: millimeters

