Document Title

256Kx8 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	History	Draft Date	<u>Remark</u>
0.0	Initial draft	October 2, 1996	Advance
0.1	Revise - Remove sTSOP1 from product - Rename high power product to low power. IsB1=10.0mA(Max) - Add super low power version with special handling IsB1=1.0mA(Max) - Remove 70ns and add 85ns part on KM68F2000 Family	December 1, 1996	Preliminary
1.0	Finalize	April 11, 1997	Final
2.0	Revise - Change datasheet format - Remove reverse type package from product - Remove reseved speed bin(100ns)	March 5, 1998	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



256Kx8 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

• Process Technology: Full CMOS

Organization: 256Kx8
 Power Supply Voltage

Power Supply Voltage

K6F2008V2M Family: 3.0 ~ 3.6V K6F2008S2M Family: 2.3 ~ 3.3V K6F2008R2M Family: 1.8 ~ 2.7V

- Low Data Retention Voltage: 1.5V(Min)
- Three state output and TTL Compatible
- Package Type: 32-TSOP1-0820F

GENERAL DESCRIPTION


The K6F2008V2M, K6F2008S2M and K6F2008R2M families are fabricated by SAMSUNG's advanced Full CMOS process technology. The families support various operating temperature ranges and have various package types for user flexibility of system design. The families also supports low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Di	ssipation		
Product Family	ly Operating Temperature Vcc Range Speed(ns)		Speed(ns)	Standby (ISB1, Max)	Operating (Icc2, Max)	PKG Type	
K6F2008V2M-C		3.0~3.6V	70 ¹⁾ /85@Vcc=3.3±0.3V		60mA		
K6F2008S2M-C	Commercial(0~70°C)	2.3~3.3V	85@Vcc=3.0±0.3V		55mA		
Noi 200032IVI-C	Commercial(0~70 C)	2.0°0.0 V	120 ¹⁾ /150@Vcc=2.5±0.2V		30mA		
K6F2008R2M-C		1.8~2.7V	300 ¹⁾ @Vcc=2.0±0.2V	10 (1.2)	10μA ²⁾	15mA	32-TSOP1-F
K6F2008V2M-I		3.0~3.6V	70 ¹⁾ /85@Vcc=3.3±0.3V	ΤΟμΑ	60mA	02 1001 11	
K6F2008S2M-I	Industrial(-40~85°C)	2.3~3.3V	85@Vcc=3.0±0.3V		55mA		
1101 200002IVI-I	110001101(40°00 0)	2.0 0.0 V	120 ¹⁾ /150@Vcc=2.5±0.2V		30mA		
K6F2008R2M-I		1.8~2.7V	300 ¹⁾ @Vcc=2.0±0.2V		15mA		


- 1. The parameter is measured with 30pF test load.
- 2. 2µA for super low power version with special handling.

PIN DESCRIPTION



Name	Function	Name	Function
CS ₁ ,CS ₂	Chip Select Input	I/O1~I/O8	Data Inputs/Outputs
ŌE	Output Enable	Vcc	Power
WE	Write Enable Input	Vss	Ground
A0~A17	Address Inputs	N.C.	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial Ter	nperature Products(0~70°C)	Industrial Temperature Products(-40~85°C				
Part Name	Function	Part Name	Function			
K6F2008V2M-TC70	32-TSOP F, 70ns, 3.3V, LL	K6F2008V2M-TI70	32-TSOP F, 70ns, 3.3V, LL			
K6F2008V2M-TC85	32-TSOP F, 85ns, 3.3V, LL	K6F2008V2M-TI85	32-TSOP F, 85ns, 3.3V, LL			
K6F2008S2M-TC12 K6F2008S2M-TC15	32-TSOP F, 120/85ns, 2.5/3.0V, LL 32-TSOP F, 150/85ns, 2.5/3.0V, LL	K6F2008S2M-TI12 K6F2008S2M-TI15	32-TSOP F, 120/85ns, 2.5/3.0V, LL 32-TSOP F, 150/85ns, 2.5/3.0V, LL			
K6F2008R2M-TC30	32-TSOP F, 300ns, 2.0/2.5V, LL	K6F2008R2M-TI30	32-TSOP F, 300ns, 2.0/2.5V, LL			

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	I/O	Mode	Power
Н	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	Н	Н	Н	High-Z	Output Disable	Active
L	Н	L	Н	Dout	Read	Active
L	Н	X ¹⁾	L	Din	Write	Active

^{1.} X means don't care (Must be high or low states)

ABSOLUTE MAXIMUM RATINGS1)

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin,Vou	-0.2 to 3.6V ²⁾	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 4.0V ³⁾	V	-
Power Dissipation	Pb	1.0	W	-
Storage temperature	Тѕтс	-55 to 150	°C	-
Operating Temperature	TA	0 to 70	°C	K6F2008V2M-C, K6F2008S2M-C, K6F2008R2M-C
Operating remperature	IA	-40 to 85	°C	K6F2008V2M-I, K6F2008S2M-I, K6F2008R2M-I
Soldering temperature and time	TSOLDER	260°C, 5sec (Lead Only)	-	-

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



^{2.} VIN/VOUT=-0.2 to 3.9V for K6F2008V2M Family.

^{3.} Maximum Vcc=-0.2 to 4.6V for K6F2008V2M Family.

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Produc	et	Min	Typ ²⁾	Max	Unit
Supply voltage	Vcc	K6F2008V2M K6F2008S2M	l Family	3.0 2.3 1.8	3.3 2.5/3.0	3.6 3.3	V
			K6F2008R2M Family		2.0/2.5	2.7	
Ground	Vss	All Fam	ily	0	0	0	V
		K6F2008V2M Family	Vcc=3.3±0.3V	2.2			
		K6F2008S2M Family	Vcc=3.0±0.3V	2.2			
Input high voltage	VIH	Troi 20002IVI i diriiiy	Vcc=2.5±0.2V	2.0	-	Vcc+0.2 ²⁾	V
		K6F2008R2M Family	Vcc=2.5±0.2V	2.0			
		Not 2000 NZIVI I diffiny	Vcc=2.0±0.2V	1.6			
Input low voltage	VIL	All Fam	ily	-0.2 ³⁾	-	0.4	V

Note

- Commercial Product : T_A=0 to 70°C, unless otherwise specified Industrial Product : T_A=-40 to 85°C, unless otherwise specified
- 2. Overshoot : Vcc + 1.0V in case of pulse width≤20ns
- 3. Undershoot : -1.0V in case of pulse width≤20ns
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

ltem	Symbol	Test Conditions					Тур	Max	Unit
Input leakage current	ILI	VIN=Vs	Vin=Vss to Vcc					1	mA
Output leakage current	ILO	CS _{1=VI}	H or CS2=VIL or OE=VIH or WE	=VIL, VIO=	Vss to Vcc	-1	-	1	mA
Operating power supply current	Icc	lio=0m/	A, CS1=VIL, CS2=VIH, VIN=VIL	or Vін, Re	ad	-	-	10	mA
	Icc1	Cycle tin	ne=1µs, 100% duty, lio=0mA, CS	ı≤0.2V,	Read	-	-	10	mA
	1001	CS ₂ ≥Vcc	c-0.2V, Vin≤0.2V or Vin≥Vcc-0.2V		Write	-	-	15	ША
Average operating current				Vcc=3.3	3V@70ns	-	-	55 ¹⁾	
	ICC2	Cycle time=Min, 100% duty, Iio=0mA, CS1=VIL, CS2=VIH, VIN=VIL or VIH Vcc=2.7V@12		'V@120ns	-	-	30	mA	
			•	Vcc=2.2	2V@300ns	-	-	15	
			2.1mA at Vcc=3.0/3.3V		-	-	0.4		
Output low voltage	Vol	lol	0.5mA at Vcc=2.5V			-	-	0.4	V
			0.33mA at Vcc=2.0V			-	ı	0.4	
			-1.0mA at Vcc=3.0/3.3V			2.4	ı	-	
Output high voltage	Vон	Іон	-0.5mA at Vcc=2.5V			2.0	-	-	V
		-0.44mA at Vcc=2.0V				1.6		-	
Standby Current(TTL)	Isb	CS _{1=VI}	н or CS ₂ =V _{IL} , Other inputs=V _I	-	-	0.3	mA		
Standby Current(CMOS)	ISB1	CS 1≥Vcc	c-0.2V, CS2≥Vcc-0.2V or CS2≤0.2	V, Other inp	outs=0~Vcc	-	-	102)	μΑ

^{1.}The value is measured at Vcc=3.0±0.3V



⁻ ICC2=60mA with 70ns at Vcc=3.3±0.3V, but this value is not 100% tested but obtained statistically.

^{2.} Super low power product = 2μ A with special handling.

AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference) Input pulse level: 0.4 to 2.2V for Vcc=3.3V, 3.0V, 2.5V


0.4 to 1.8V for Vcc=2.0V

Input rising and falling time: 5ns

Input and output reference voltage: 1.5V for Vcc=3.3V, 3.0V 1.1V for Vcc=2.5V

0.9V for Vcc=2.0V

Output load (See right):CL=100pF+1TTL CL=30pF+1TTL



- 1. Including scope and jig capacitance
- 2. R₁=3070W, R₂=3150W
- 3. V_{TM} =2.8V for Vcc=3.0/3.3V =2.3V for Vcc=2.5V =1.8V for Vcc=2.0V

AC CHARACTERISTICS (Commercial product: TA=0 to 70°C, Industrial product: TA=-40 to 85°C

(Commercial product: IA=0 to 70°C, Industrial product: IA=-40 to 85°C K6F2008V2M Family: Vcc=3.0~3.6V, K6F2008S2M Family: Vcc=2.3~3.3V, K6F2008R2M Family: Vcc=1.8~2.7V)

							Speed	d Bins					
Parameter List		Symbol	70	ns	85	ns	120	Ons	150	0ns	300)ns	Units
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
	Read cycle time	trc	70	-	85	-	120	-	150	-	300	-	ns
	Address access time	taa	-	70	1	85	-	120	-	150	-	300	ns
	Chip select to output	tco1, tco2	-	70	-	85	-	120	-	150	-	300	ns
	Output enable to valid output	toE	-	35	•	45	•	60	-	75	-	150	ns
Read	Chip select to low-Z output	tLZ1, tLZ2	10	-	10	-	10	-	20	-	50	-	ns
	Output enable to low-Z output	toLZ	5	-	5	-	5	-	10	-	30	-	ns
	Chip disable to high-Z output	tHZ1, tHZ2	0	25	0	25	0	35	0	40	0	60	ns
	Output disable to high-Z output	tonz	0	25	0	25	0	35	0	40	0	60	ns
	Output hold from address change	tон	10	-	15	-	15	-	15	-	30	-	ns
	Write cycle time	twc	70	-	85	-	120	-	150	-	300	-	ns
	Chip select to end of write	tcw	65	-	70	-	100	-	120	-	300	-	ns
	Address set-up time	tas	0	-	0	-	0	-	0	-	0	-	ns
	Address valid to end of write	taw	65	-	70	-	100	-	120	-	300	-	ns
Write	Write pulse width	twp	55	-	60	-	80	-	100	-	200	-	ns
VVIILE	Write recovery time	twr	0	-	0	-	0	-	0	-	0	-	ns
	Write to output high-Z	twHZ	0	25	0	25	0	35	0	40	0	60	ns
	Data to write time overlap	tow	30	-	35	-	50	-	60	-	120	-	ns
	Data hold from write time	tDH	0	-	0	-	0	-	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	5	-	5	-	20	-	ns

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	Vdr	CS ₁ ≥Vcc-0.2V ¹⁾	1.5	-	3.6	V
Data retention current	IDR	Vcc=3.0V, CS 1≥Vcc-0.2V ¹⁾	-	-	10 ²⁾	μΑ
Data retention set-up time	tsdr	See data retention waveform	0	-	-	ns
Recovery time	trdr	See data reterition wavelerin	trc	-	-	113


^{1.} $\overline{CS}_1 \ge Vcc$ -0.2V, $CS_2 \ge Vcc$ -0.2V(\overline{CS}_1 controlled) or $CS_2 \le 0.2V(CS_2$ controlled)




^{2.} Super low power product = 2μ A with special handling.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS1 Controlled)



NOTES (WRITE CYCLE)


- 1. A write occurs during the overlap of a low $\overline{CS_1}$, a high CS_2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS_1}$ goes low, CS_2 going high and \overline{WE} going low: A write end at the earliest transition among $\overline{CS_1}$ going high, CS_2 going low and \overline{WE} going high, twp is measured from the begining of write to the end of write.


 2. tcw is measured from the $\overline{CS_1}$ going low or CS_2 going high to the end of write.

 3. tAS is measured from the address valid to the beginning of write.

- 4. twrk is measured from the end of write to the address change. twrk(1) applied in case a write ends as CS1 or WE going high twrk(2) applied in case a write ends as CS2 going to low.

DATA RETENTION WAVE FORM







PACKAGE DIMENSIONS

Units: millimeters(inches)

32 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0820F)

