

**Document Title****64K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM****Revision History**

| <b><u>Revision No.</u></b> | <b><u>History</u></b>                                                                                                                                                                                                                                                  | <b><u>Draft Date</u></b> | <b><u>Remark</u></b> |
|----------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|----------------------|
| 0.0                        | Initial draft                                                                                                                                                                                                                                                          | March 15, 1996           | Advance              |
| 0.1                        | Revise<br>- Erase 100ns part from KM616FS1000 Family<br>- Add 150ns part on KM616FS1000 Family<br>- Add 32-sTSP1 new package<br>- Add high power version<br>ISB1=5.0μA(Max)<br>- Change V <sub>DR</sub> (Min) 1.0 to 1.5V                                              | June 3, 1996             | Preliminary          |
| 1.0                        | Finalize<br>- Concept change high power version to low low power version<br>ISB1=5.0μA(Max)<br>- Change super low power version with special handling<br>ISB1=1.0μA(Max)<br>- Reduce I <sub>cc</sub> & I <sub>cc1</sub><br>Read : 15mA to 10mA<br>Write : 25mA to 20mA | December 1, 1996         | Final                |
| 2.0                        | Revise<br>- Change datasheet format<br>- Erase reverse type package                                                                                                                                                                                                    | February 26, 1998        | Final                |
| 3.0                        | Revise<br>- Add 48-μBGA type package                                                                                                                                                                                                                                   | May 3, 1999              | Final                |

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.

**64Kx16 bit Super Low Power and Low Voltage Full CMOS Static RAM****FEATURES**

- Process Technology: Full CMOS
- Organization: 64Kx16 bit
- Power Supply Voltage
  - K6F1016V3M Family: 3.0V~3.6V
  - K6F1016S3M Family: 2.3V~3.3V
  - K6F1016R3M Family: 1.8V~2.7V
- Low Data Retention Voltage: 1.5V(Min)
- Three state output status and TTL Compatible
- Package Type: 44-TSOP2-400F, 48-μBGA-6.00x8.00

**GENERAL DESCRIPTION**

The K6F1016V3M, K6F1016S3M and K6F1016R3M families are fabricated by SAMSUNG's advanced Full CMOS process technology. The families support various operating temperature ranges for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.


**PRODUCT FAMILY**

| Product Family | Operating Temperature | Vcc Range | Speed(ns)                                                                                          | Power Dissipation                |                                    | PKG Type                                  |
|----------------|-----------------------|-----------|----------------------------------------------------------------------------------------------------|----------------------------------|------------------------------------|-------------------------------------------|
|                |                       |           |                                                                                                    | Standby (I <sub>SB1</sub> , Max) | Operating (I <sub>CC2</sub> , Max) |                                           |
| K6F1016V3M-C   | Commercial(0~70°C)    | 3.0~3.6V  | 70 <sup>1)</sup> /85@V <sub>CC</sub> =3.3±0.3V                                                     | 5μA <sup>2)</sup>                | 80mA                               | 44-TSOP2 Forward                          |
| K6F1016S3M-C   |                       | 2.3~3.3V  | 70 <sup>1)</sup> /85@V <sub>CC</sub> =3.0±0.3V<br>120 <sup>1)</sup> /150@V <sub>CC</sub> =2.5±0.2V |                                  | 80mA<br>50mA                       |                                           |
| K6F1016R3M-C   |                       | 1.8~2.7V  | 300 <sup>1)</sup> @V <sub>CC</sub> =2.0±0.2V                                                       |                                  | 20mA                               |                                           |
| K6F1016V3M-I   | Industrial(-40~85°C)  | 3.0~3.6V  | 70 <sup>1)</sup> /85@V <sub>CC</sub> =3.3±0.3V                                                     |                                  | 80mA                               | 44-TSOP2 Forward<br>48-μBGA <sup>3)</sup> |
| K6F1016S3M-I   |                       | 2.3~3.3V  | 70 <sup>1)</sup> /85@V <sub>CC</sub> =3.0±0.3V<br>120 <sup>1)</sup> /150@V <sub>CC</sub> =2.5±0.2V |                                  | 80mA<br>50mA                       |                                           |
| K6F1016R3M-I   |                       | 1.8~2.7V  | 300 <sup>1)</sup> @V <sub>CC</sub> =2.0±0.2V                                                       |                                  | 20mA                               |                                           |


1. The parameter is measured with 30pF test load.

2. Super low power product=1μA with special handling.

3. Available parts are 100ns@V<sub>CC</sub>=3.0±0.3V, 150ns@V<sub>CC</sub>=2.5±0.2V and 300ns@V<sub>CC</sub>=2.0±0.2V with 30pF test load.

**PIN DESCRIPTION**

| Name            | Function            | Name            | Function            |
|-----------------|---------------------|-----------------|---------------------|
| $\overline{CS}$ | Chip Select Input   | $\overline{LB}$ | Lower Byte(I/O1~8)  |
| $\overline{OE}$ | Output Enable Input | $\overline{UB}$ | Upper Byte(I/O9~16) |
| $\overline{WE}$ | Write Enable Input  | Vcc             | Power               |
| A0~A15          | Address Inputs      | Vss             | Ground              |
| I/O1~I/O16      | Data Inputs/Outputs | N.C.            | No Connection       |

**FUNCTIONAL BLOCK DIAGRAM**

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

## PRODUCT LIST

| Commercial Temperature Products(0~70°C) |                                                                          | Industrial Temperature Products(-40~85°C)             |                                                                                                           |
|-----------------------------------------|--------------------------------------------------------------------------|-------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|
| Part Name                               | Function                                                                 | Part Name                                             | Function                                                                                                  |
| K6F1016V3M-TB70<br>K6F1016V3M-TB85      | 44-TSOP2 F, 70ns, 3.3V, LL<br>44-TSOP2 F, 85ns, 3.3V, LL                 | K6F1016V3M-TF70<br>K6F1016V3M-TF85                    | 44-TSOP2 F, 70ns, 3.3V, LL<br>44-TSOP2 F, 85ns, 3.3V, LL                                                  |
| K6F1016S3M-TB12<br>K6F1016S3M-TB15      | 44-TSOP2 F, 120/70ns, 2.5/3.0V, LL<br>44-TSOP2 F, 150/85ns, 2.5/3.0V, LL | K6F1016S3M-TF12<br>K6F1016S3M-TF15<br>K6F1016S3M-ZF15 | 44-TSOP2 F, 120/70ns, 2.5/3.0V, LL<br>44-TSOP2 F, 150/85ns, 2.5/3.0V, LL<br>48-μBGA, 2.5V/3.0V, 150/100ns |
| K6F1016R3M-TB30                         | 44-TSOP2 F, 300ns, 2.0/2.5V, LL                                          | K6F1016R3M-TF30<br>K6F1016R3M-ZF30                    | 44-TSOP2 F, 300ns, 2.0/2.5V, LL<br>48-μBGA, 1.8V/2.5V, 300ns                                              |

## FUNCTIONAL DESCRIPTION

| CS | OE              | WE              | LB              | UB              | I/O <sub>1-8</sub> | I/O <sub>9-16</sub> | Mode             | Power   |
|----|-----------------|-----------------|-----------------|-----------------|--------------------|---------------------|------------------|---------|
| H  | X <sup>1)</sup> | X <sup>1)</sup> | X <sup>1)</sup> | X <sup>1)</sup> | High-Z             | High-Z              | Deselected       | Standby |
| L  | H               | H               | X <sup>1)</sup> | X <sup>1)</sup> | High-Z             | High-Z              | Output Disabled  | Active  |
| L  | X <sup>1)</sup> | X <sup>1)</sup> | H               | H               | High-Z             | High-Z              | Output Disabled  | Active  |
| L  | L               | H               | L               | H               | Dout               | High-Z              | Lower Byte Read  | Active  |
| L  | L               | H               | H               | L               | High-Z             | Dout                | Upper Byte Read  | Active  |
| L  | L               | H               | L               | L               | Dout               | Dout                | Word Read        | Active  |
| L  | X <sup>1)</sup> | L               | L               | H               | Din                | High-Z              | Lower Byte Write | Active  |
| L  | X <sup>1)</sup> | L               | H               | L               | High-Z             | Din                 | Upper Byte Write | Active  |
| L  | X <sup>1)</sup> | L               | L               | L               | Din                | Din                 | Word Write       | Active  |

1. X means don't care. (Must be in low or high state)

ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>

| Item                                                          | Symbol                             | Ratings                    | Unit | Remark                                   |
|---------------------------------------------------------------|------------------------------------|----------------------------|------|------------------------------------------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.2 to 3.6V <sup>2)</sup> | V    | -                                        |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.2 to 4.0V <sup>3)</sup> | V    | -                                        |
| Power Dissipation                                             | P <sub>D</sub>                     | 1.0                        | W    | -                                        |
| Storage temperature                                           | T <sub>STG</sub>                   | -55 to 150                 | °C   | -                                        |
| Operating Temperature                                         | T <sub>A</sub>                     | 0 to 70                    | °C   | K6F1016V3M-C, K6F1016S3M-C, K6F1016R3M-C |
|                                                               |                                    | -40 to 85                  | °C   | K6F1016V3M-I, K6F1016S3M-I, K6F1016R3M-I |
| Soldering temperature and time                                | T <sub>SOLDER</sub>                | 260°C, 5sec(Lead Only)     | -    | -                                        |

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. V<sub>IN</sub>/V<sub>OUT</sub>= -0.2 to 3.9V for K6F1016V3M Family.

3. V<sub>CC</sub>= -0.2 to 4.6V for K6F1016V3M Family.

RECOMMENDED DC OPERATING CONDITIONS<sup>1)</sup>

| Item               | Symbol          | Product           | Min                       | Typ     | Max                                | Unit |
|--------------------|-----------------|-------------------|---------------------------|---------|------------------------------------|------|
| Supply voltage     | V <sub>CC</sub> | K6F1016V3M Family | 3.0                       | 3.3     | 3.6                                | V    |
|                    |                 | K6F1016S3M Family | 2.3                       | 2.5/3.0 | 3.3                                |      |
|                    |                 | K6F1016R3M Family | 1.8                       | 2.0/2.5 | 2.7                                |      |
| Ground             | V <sub>SS</sub> | All Family        | 0                         | 0       | 0                                  | V    |
| Input high voltage | V <sub>IH</sub> | K6F1016V3M Family | V <sub>CC</sub> =3.3±0.3V | 2.2     | V <sub>CC</sub> +0.2 <sup>2)</sup> | V    |
|                    |                 | K6F1016S3M Family | V <sub>CC</sub> =3.0±0.3V | 2.2     |                                    |      |
|                    |                 |                   | V <sub>CC</sub> =2.5±0.2V | 2.0     |                                    |      |
|                    |                 | K6F1016R3M Family | V <sub>CC</sub> =2.5±0.2V | 2.0     |                                    |      |
|                    |                 |                   | V <sub>CC</sub> =2.0±0.2V | 1.6     |                                    |      |
| Input low voltage  | V <sub>IL</sub> | All Family        | -0.2 <sup>3)</sup>        | -       | 0.4                                | V    |

Note

1 Commercial Product : T<sub>A</sub>=0 to 70°C, unless otherwise specifiedIndustrial Product : T<sub>A</sub>=-40 to 85°C, unless otherwise specified2. Overshoot : V<sub>CC</sub> + 1.0V in case of pulse width ≤20ns

3. Undershoot : -1.0V in case of pulse width ≤20ns

4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE<sup>1)</sup> (f=1MHz, T<sub>A</sub>=25°C)

| Item                     | Symbol          | Test Condition      | Min | Max | Unit |
|--------------------------|-----------------|---------------------|-----|-----|------|
| Input capacitance        | C <sub>IN</sub> | V <sub>IN</sub> =0V | -   | 8   | pF   |
| Input/Output capacitance | C <sub>IO</sub> | V <sub>IO</sub> =0V | -   | 10  | pF   |

1. Capacitance is sampled, not 100% tested

## DC AND OPERATING CHARACTERISTICS

| Item                           | Symbol           | Test Conditions                                                                                                           |                                                                                                         | Min                         | Typ | Max             | Unit |    |
|--------------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|-----------------------------|-----|-----------------|------|----|
| Input leakage current          | I <sub>LI</sub>  | V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>                                                                       |                                                                                                         | -1                          | -   | 1               | μA   |    |
| Output leakage current         | I <sub>LO</sub>  | CS=V <sub>IH</sub> or OE=V <sub>IH</sub> or WE=V <sub>IL</sub> , V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub>      |                                                                                                         | -1                          | -   | 1               | μA   |    |
| Operating power supply current | I <sub>CC</sub>  | I <sub>IO</sub> =0mA, CS=V <sub>IL</sub> , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub> , Read                     |                                                                                                         | -                           | -   | 2               | mA   |    |
| Average operating current      | I <sub>CC1</sub> | Cycle time=1μs, 100% duty, I <sub>IO</sub> =0mA, CS≤0.2V, V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V |                                                                                                         | Read                        | -   | -               | 5    | mA |
|                                |                  |                                                                                                                           |                                                                                                         | Write                       | -   | -               | 20   |    |
|                                | I <sub>CC2</sub> | Cycle time=Min, 100% duty, I <sub>IO</sub> =0mA, CS=V <sub>IL</sub> , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub> |                                                                                                         | V <sub>CC</sub> =3.3V@70ns  | -   | -               | 65   | mA |
|                                |                  |                                                                                                                           |                                                                                                         | V <sub>CC</sub> =2.7V@120ns | -   | -               | 55   |    |
|                                |                  |                                                                                                                           |                                                                                                         | V <sub>CC</sub> =2.2V@300ns | -   | -               | 20   |    |
| Output low voltage             | V <sub>OL</sub>  | I <sub>OL</sub>                                                                                                           | 2.1mA at V <sub>CC</sub> =3.0/3.3V<br>0.5mA at V <sub>CC</sub> =2.5V<br>0.33mA at V <sub>CC</sub> =2.0V | -                           | -   | 0.4             | V    |    |
| Output high voltage            | V <sub>OH</sub>  | I <sub>OH</sub>                                                                                                           | -1.0mA at V <sub>CC</sub> =3.0/3.3V                                                                     | 2.4                         | -   | -               | V    |    |
|                                |                  |                                                                                                                           | -0.5mA at V <sub>CC</sub> =2.5V                                                                         | 2.0                         | -   | -               |      |    |
|                                |                  |                                                                                                                           | -0.44mA at V <sub>CC</sub> =2.0V                                                                        | 1.6                         | -   | -               |      |    |
| Standby Current(TTL)           | I <sub>SB</sub>  | CS=V <sub>IH</sub> , Other inputs=V <sub>IL</sub> or V <sub>IH</sub>                                                      |                                                                                                         | -                           | -   | 0.3             | mA   |    |
| Standby Current(CMOS)          | I <sub>SB1</sub> | CS≥V <sub>CC</sub> -0.2V, Other inputs=0~V <sub>CC</sub>                                                                  |                                                                                                         | -                           | -   | 5 <sup>1)</sup> | μA   |    |


1. Super low power product=1μA with special handling.

## AC OPERATING CONDITIONS

## TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V for V<sub>CC</sub>=3.3V, 3.0V, 2.5V0.4 to 1.8V for V<sub>CC</sub>=2.0V

Input rising and falling time: 5ns

Input and output reference voltage: 1.5V for V<sub>CC</sub>=3.3V, 3.0V1.1V for V<sub>CC</sub>=2.5V0.9V for V<sub>CC</sub>=2.0VOutput load (See right): C<sub>L</sub>=100pF+1TTLC<sub>L</sub>=30pF+1TTL

1. Including scope and jig capacitance

2. R<sub>1</sub>=3070Ω, R<sub>2</sub>=3150Ω3. V<sub>TM</sub>=2.8V for V<sub>CC</sub>=3.0/3.3V=2.3V for V<sub>CC</sub>=2.5V=1.8V for V<sub>CC</sub>=2.0V

## AC CHARACTERISTICS

(Commercial product: T<sub>A</sub>=0 to 70°C, Industrial product: T<sub>A</sub>=-40 to 85°C  
 K6F1016V3M Family: V<sub>CC</sub>=3.0~3.6V, K6F1016S3M Family: V<sub>CC</sub>=2.3~3.3V,  
 K6F1016R3M Family: V<sub>CC</sub>=1.8~2.7V)



| Parameter List                  |                                 | Symbol     | Speed Bins |     |      |     |       |     |       |     |       |     |       |     | Units |
|---------------------------------|---------------------------------|------------|------------|-----|------|-----|-------|-----|-------|-----|-------|-----|-------|-----|-------|
|                                 |                                 |            | 70ns       |     | 85ns |     | 100ns |     | 120ns |     | 150ns |     | 300ns |     |       |
|                                 |                                 |            | Min        | Max | Min  | Max | Min   | Max | Min   | Max | Min   | Max | Min   | Max |       |
| Read                            | Read cycle time                 | tRC        | 70         | -   | 85   | -   | 100   | -   | 120   | -   | 150   | -   | 300   | -   | ns    |
|                                 | Address access time             | tAA        | -          | 70  | -    | 85  | -     | 100 | -     | 120 | -     | 150 | -     | 300 | ns    |
|                                 | Chip select to output           | tCO        | -          | 70  | -    | 85  | -     | 100 | -     | 120 | -     | 150 | -     | 300 | ns    |
|                                 | Output enable to valid output   | tOE        | -          | 35  | -    | 45  | -     | 50  | -     | 60  | -     | 75  | -     | 150 | ns    |
|                                 | UB, LB Access Time              | tBA        | -          | 35  | -    | 45  | -     | 50  | -     | 60  | -     | 75  | -     | 150 | ns    |
|                                 | Chip select to low-Z output     | tLZ        | 10         | -   | 10   | -   | 10    | -   | 20    | -   | 20    | -   | 50    | -   | ns    |
|                                 | Output enable to low-Z output   | tOLZ, tBLZ | 5          | -   | 5    | -   | 5     | -   | 20    | -   | 20    | -   | 30    | -   | ns    |
|                                 | Chip disable to high-Z output   | tHZ        | 0          | 25  | 0    | 25  | 0     | 30  | 0     | 35  | 0     | 40  | 0     | 60  | ns    |
|                                 | Output disable to high-Z output | tOHZ, tBHZ | 0          | 25  | 0    | 25  | 0     | 30  | 0     | 35  | 0     | 40  | 0     | 60  | ns    |
| Output hold from address change | tOH                             | 10         | -          | 15  | -    | 15  | -     | 15  | -     | 15  | -     | 30  | -     | ns  |       |
| Write                           | Write cycle time                | tWC        | 70         | -   | 85   | -   | 100   | -   | 120   | -   | 150   | -   | 300   | -   | ns    |
|                                 | Chip select to end of write     | tCW        | 65         | -   | 70   | -   | 80    | -   | 100   | -   | 120   | -   | 300   | -   | ns    |
|                                 | Address set-up time             | tAS        | 0          | -   | 0    | -   | 0     | -   | 0     | -   | 0     | -   | 0     | -   | ns    |
|                                 | Address valid to end of write   | tAW        | 65         | -   | 70   | -   | 80    | -   | 100   | -   | 120   | -   | 300   | -   | ns    |
|                                 | Write pulse width               | tWP        | 55         | -   | 60   | -   | 70    | -   | 80    | -   | 100   | -   | 200   | -   | ns    |
|                                 | UB, LB Valid to End of Write    | tBW        | 65         | -   | 70   | -   | 80    | -   | 100   | -   | 120   | -   | 300   | -   | ns    |
|                                 | Write recovery time             | tWR        | 0          | -   | 0    | -   | 0     | -   | 0     | -   | 0     | -   | 0     | -   | ns    |
|                                 | Write to output high-Z          | tWHZ       | 0          | 25  | 0    | 25  | 0     | 30  | 0     | 35  | 0     | 40  | 0     | 60  | ns    |
|                                 | Data to write time overlap      | tDW        | 30         | -   | 35   | -   | 40    | -   | 50    | -   | 60    | -   | 120   | -   | ns    |
|                                 | Data hold from write time       | tDH        | 0          | -   | 0    | -   | 0     | -   | 0     | -   | 0     | -   | 0     | -   | ns    |
|                                 | End write to output low-Z       | tOW        | 5          | -   | 5    | -   | 5     | -   | 5     | -   | 5     | -   | 20    | -   | ns    |

## DATA RETENTION CHARACTERISTICS

| Item                               | Symbol | Test Condition              | Min | Typ | Max               | Unit |
|------------------------------------|--------|-----------------------------|-----|-----|-------------------|------|
| V <sub>CC</sub> for data retention | VDR    | CS ≥ V <sub>CC</sub> -0.2V  | 1.5 | -   | 3.6               | V    |
| Data retention current             | IDR    | V <sub>CC</sub> =3.0V       | -   | -   | 5.0 <sup>1)</sup> | μA   |
| Data retention set-up time         | tSDR   | See data retention waveform | 0   | -   | -                 | ns   |
| Recovery time                      | trDR   |                             | trc | -   | -                 |      |



1. Super low power product=1μA with special handling.


## TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS}=\overline{OE}=V_{IL}$ ,  $\overline{WE}=V_{IH}$ ,  $\overline{UB}$  or/and  $\overline{LB}=V_{IL}$ )TIMING WAVEFORM OF READ CYCLE(2) ( $\overline{WE}=V_{IH}$ )

## NOTES (READ CYCLE)

1.  $t_{HZ}$  and  $t_{toHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device interconnection.


TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{WE}$  Controlled)TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{CS}$  Controlled)

TIMING WAVEFORM OF WRITE CYCLE(3) ( $\overline{UB}$ ,  $\overline{LB}$  Controlled)

## NOTES (WRITE CYCLE)

1. A write occurs during the overlap( $t_{WP}$ ) of low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS}$  goes high and  $\overline{WE}$  goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the  $\overline{CS}$  going low to end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.


## DATA RETENTION WAVE FORM

 $\overline{CS}$  controlled

## PACKAGE DIMENSIONS

Units: millimeters(inches)


## 44 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)



## PACKAGE DIMENSIONS

48 BALL MICRO BALL GRID ARRAY- 0.75mm ball pitch

Units: millimeters

**Notes.**

1. Bump counts: 48(8row x 6column)
2. Bump pitch: (x,y)=(0.75 x 0.75)(typ.)
3. All tolerance are +/-0.050 unless otherwise specified.
4. Typ: Typical
5. Y is coplanarity: 0.08(Max)