

Document Title

64Kx18-Bit Synchronous Burst SRAM, 5V Power  
Data Sheets for 52 PLCC

Revision History

<u>Rev.No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
Rev. 1.0	- Final specification release		Final
Rev. 1.1	- Change specification format. No change was made in parameters.	April, 1997	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

**64Kx18-Bit Synchronous Burst SRAM****FEATURES**

- ▮ Synchronous Operation.
- ▮ On-Chip Address Counter.
- ▮ Self-Timed Write Cycle.
- ▮ On-Chip Address and Control Registers.
- ▮ Single  $5V \pm 5\%$  Power Supply.
- ▮ Byte Writable Function.
- ▮ Asynchronous Output Enable Control.
- ▮ ADSP, ADSC, ADV Burst Control Pins.
- ▮ TTL-Level Three-State Output.
- ▮ 3.3V I/O Compatible.
- ▮ 52-Pin PLCC Package.

**FAST ACCESS TIMES**

Parameter	Symbol	-8	-9	-10	-12	Unit
Cycle Time	t <sub>CYC</sub>	15	15	17	20	ns
Clock Access Time	t <sub>CD</sub>	8	9	10	12	ns
Output Enable Access	t <sub>OE</sub>	5	5	5	6	ns

**GENERAL DESCRIPTION**

The KM718B86 is a 1,179,648 bits Synchronous Static Random Access Memory designed to support 66MHz of Intel secondary caches.


It is organized as 65,536 words of 18bits and integrates address and control registers, a 2-bit burst address counter and high output drive circuitry onto a single integrated circuit for reduced components count implementations of high performance cache RAM applications.

Write cycles are internally self-timed and synchronous.

The self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count.


Burst cycle can be initiated with either the address status processor(ADSP) or address status cache controller(ADSC) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance(ADV) input.

The KM718B86 is implemented with SAMSUNG's high performance BiCMOS technology and is available in a 52pin PLCC package. Multiple power and ground pins are utilized to minimize ground bounce.

**PIN CONFIGURATION(TOP VIEW)****PIN NAME**

Pin Name	Pin Function
A0 - A15	Address Inputs
K	Clock
LW, UW	Write Enable
CS	Chip Selects
OE	Output Enable
ADV	Burst Address Advance
ADSP, ADSC	Address Status
I/O0~I/O17	Data Inputs/Outputs
Vcc	+5V Power Supply
Vss	Ground

## LOGIC BLOCK DIAGRAM



## FUNCTION DESCRIPTION

The KM718B86 is a synchronous SRAM designed to support the burst address accessing sequence of the Power microprocessor. All inputs (with the exception of OE) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSP and ADSC. The accesses are enabled with the chip select signals and output enable. Wait states are inserted into the access with ADV.

Read cycles are initiated with ADSP (regardless of LW, UW and ADSC) using the new external address clocked into the on-chip address register whenever ADSP is sample low. The chip selects are sampled active, and the output buffer is enabled with OE. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on the next and subsequent clock edges. The address is increased internally for the next access of the burst when LW, UW is sampled HIGH and ADV is sampled low.

Write cycles are performed by disabling the output buffers with OE and asserting LW, UW. LW, UW is ignored on the clock edge that sampled ADSP low, but is sampled on the next and subsequent clock edges. The output buffers are disabled when LW, UW is sampled low (regardless of OE). Data is clocked into the input register when LW, UW is sampled low. The address increases internally to the next address of burst, if both LW, UW and ADV are sampled Low. Individual byte write cycles are performed sampling low only one byte write enable signals (LW or LU) and LW controls I/O0~I/O7 and UW controls I/O8~I/O17.

Read or write cycles (depending on LW, LU) may also be initiated with ADSC, instead of ADSP. The differences between cycles initiated with ADSC and ADSP are as follows;

ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.  
LW, UW is sampled on the same clock edge that sampled ADSC low (and ADSP high).

Addresses are generated for the burst accesses as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

## BURST SEQUENCE TABLE

(Interleaved Burst)

	Case 1		Case 2		Case 3		Case 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
	0	1	0	0	1	1	1	0
	1	0	1	1	0	0	0	1
Fourth Address	1	1	1	0	0	1	0	0

## TRUTH TABLES

## SYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

CS	ADSP	ADSC	ADV	LW/UW	K	Address Accessed	Operation
H	L	X	X	X	↑	N/A	Not Selected
H	X	L	X	X	↑	N/A	Not Selected
L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle

NOTE1 : X means "Don't Care".

NOTE2 : The rising edge of clock is symbolized by ↑.

## ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

OE	Operation
L	Read I/O <sub>0</sub> ~I/O <sub>17</sub>
H	Output High-Z
X	Not Selected, Outputs High-Z

NOTE1 : X means "Don't Care".

NOTE2 : For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.

## ABSOLUTE MAXIMUM RATING\*

Parameter	Symbol	Rating	Unit
Voltage on V <sub>DD</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to 7.0	V
Voltage on Any Other Pin Relative to V <sub>SS</sub>	V <sub>IN</sub>	-0.5 to 7.0	V
Power Dissipation	P <sub>D</sub>	1.2	W
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>OPR</sub>	0 to 70	°C
Storage Temperature Range Under Bias	T <sub>BIAS</sub>	-10 to 85	°C

\*NOTE : Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**OPERATING CONDITIONS**( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V
Ground	V <sub>SS</sub>	0	0	0	V

**CAPACITANCE\***( $T_A=25^{\circ}\text{C}$ ,  $f=1\text{MHz}$ )

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	5	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0V	-	8	pF

\*NOTE : Sampled not 100% tested.

**TEST CONDITIONS**( $T_A= 0$  to  $70^{\circ}\text{C}$ ,  $V_{DD}=5\text{V} \pm 5\%$ , unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time(Measured at 0.3V and 2.7V)	2ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1

**DC ELECTRICAL CHARACTERISTICS**( $T_A=0$  to  $70^{\circ}\text{C}$ ,  $V_{DD}=3.3\text{V} \pm 5\%$ )


Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current(except ZZ)	IIL	VDD=Max ; VIN=VSS to VCC		-2	+2	μA
Output Leakage Current	IoL	Output Disabled		-2	+2	μA
Operating Current	ICC	VCC=Max IoUT=0mA Cycle Time≥tcYC min	15ns	-	270	mA
			17ns	-	260	
			20ns	-	250	
Standby Current	ISB	Device deselected, IoUT=0mA, Min Cycle All Inputs=VIH and VIL, VIH≥3V and VIL=0V		-	90	mA
Output Low Voltage	VoL	IoL=8.0mA		-	0.4	V
Output High Voltage	VoH	IoH=-4.0mA		2.4	3.3	V
Input Low Voltage	ViL			-0.5*	0.8	V
Input High Voltage	ViH			2.2	Vcc+0.5	V

\* V<sub>IL</sub>(Min)=-3.0(Pulse Width $\leq 20\text{ns}$ )

**AC TIMING CHARACTERISTICS**( $T_A=0$  to  $70^\circ\text{C}$ ,  $V_{CC}=5V\pm5\%$ )

Parameter	Symbol	KM718B86-8		KM718B86-9		KM718B86-10		KM718B86-12		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Cycle Time	tCYC	15	-	15	-	17	-	20	-	ns
Clock Access Time	tCD	-	8	-	9	-	10	-	12	ns
Output Enable to Data Valid	tOE	-	5	-	5	-	5	-	6	ns
Clock High to Output Low-Z	tLZC	6	-	6	-	6	-	6	-	ns
Output Hold from Clock High	tOH	3	-	3	-	3	-	3	-	ns
Output Enable Low to Output Low-Z	tLZOE	0	-	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	tHZOE	2	5	2	5	2	5	2	5	ns
Clock High to Output High-Z	tHZC	-	6	-	6	-	6	-	6	ns
Clock High Pulse Width	tCH	5	-	5	-	5	-	6	-	ns
Clock Low Pulse Width	tCL	5	-	5	-	5	-	6	-	ns
Address Setup to Clock High	tAS	2.5	-	2.5	-	2.5	-	2.5	-	ns
Address Status Setup to Clock High	tSS	2.5	-	2.5	-	2.5	-	2.5	-	ns
Data Setup to Clock High	tDS	2.5	-	2.5	-	2.5	-	2.5	-	ns
Write Setup to Clock High	tWS	2.5	-	2.5	-	2.5	-	2.5	-	ns
Address/Advance Setup to Clock	tADVS	2.5	-	2.5	-	2.5	-	2.5	-	ns
Chip Select Setup to Clock High	tCSS	2.5	-	2.5	-	2.5	-	2.5	-	ns
Address Hold from Clock High	tAH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Address Status Hold from Clock High	tSH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Data Hold from Clock High	tDH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Write Hold from Clock High	tWH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Address Advance Hold from Clock	tADVH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	tCSH	0.5	-	0.5	-	0.5	-	0.5	-	ns


NOTE : All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for this device to remain enabled.




\* Including Scope and Jig Capacitance

**Fig. 1**

TIMING WAVEFORM OF READ CYCLE




TIMING WAVEFORM OF WRTE CYCLE






TIMING WAVEFORM OF COMBINATION READ/WRITE CYCLE(ADSP CONTROLLED, ADSC=HIGH)




□ Don't Care  
▣ Undefined

TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSC CONTROLLED, ADSP=HIGH)



□ Don't Care  
▨ Undefined

TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSP CONTROLLED,  $\overline{\text{ADSC}}=\text{HIGH}$ )

□ Don't Care  
 ▨ Undefined

TIMING WAVEFORM OF POWER DOWN CYCLE

