

Document Title**1M x8 bit Super Low Power and Low Voltage Full CMOS Static RAM****Revision History**

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft	August 25, 1999	Preliminary
1.0	Finalize - Adopt new code. - Improve V_{IN} , V_{OUT} max. on ABSOLUTE MAXIMUM RATINGS'from 3.6V to $V_{CC}+0.5V$. - Improve V_{OH} on DC AND OPERATING CHARACTERISTICS'from 2.2 to 2.4V.	February 24, 2000	Final
2.0	Revise - Change for tWHZ: 25 to 20ns for 70ns product - Change for tDW: 20 to 25ns for 55ns product 25 to 30ns for 70ns product	April 26, 2000	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.

The K6F8008V2M families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

Revision 2.0
April 2000

PRODUCT LIST

Industrial Temperature Products(-40~85°C)	
Part Name	Function
K6F8008V2M-TF55	44-TSOP2-F, 55ns, 3.3V
K6F8008V2M-TF70	44-TSOP2-F, 70ns, 3.3V
K6F8008V2M-RF55	44-TSOP2-R, 55ns, 3.3V
K6F8008V2M-RF70	44-TSOP2-R, 70ns, 3.3V
K6F8008V2M-FF55	48-FBGA, 55ns, 3.3V
K6F8008V2M-FF70	48-FBGA, 70ns, 3.3V

FUNCTIONAL DESCRIPTION

$\overline{CS}_1$	CS_2	$\overline{OE}$	$\overline{WE}$	I/O ₁₋₈	Mode	Power
H	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	H	H	H	High-Z	Output Disabled	Active
L	H	L	H	Dout	Read	Active
L	H	X ¹⁾	L	Din	Write	Active

1. X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-0.2 to V _{CC} +0.5V	V
Voltage on Vcc supply relative to Vss	V _{CC}	-0.2 to 4.6	V
Power Dissipation	P _D	1.0	W
Storage temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	V _{CC} +0.3 ²⁾	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.6	V

Note:

1. T_A=-40 to 85°C, otherwise specified2. Overshoot: V_{CC}+2.0V in case of pulse width ≤20ns.

3. Undershoot: -2.0V in case of pulse width ≤20ns.

4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	μA
Output leakage current	I _{LO}	$\overline{CS_1}=V_{IH}$, $\overline{CS_2}=V_{IL}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{IO} =V _{SS} to V _{CC}	-1	-	1	μA
Operating power supply current	I _{CC}	I _{IO} =0mA, $\overline{CS_1}=V_{IL}$, $\overline{CS_2}=V_{IH}$, $\overline{WE}=V_{IH}$, V _{IN} =V _{IH} or V _{IL}	-	-	2	mA
Average operating current	I _{CC1}	Cycle time=1μs, 100%duty, I _{IO} =0mA, $\overline{CS_1} \leq 0.2V$, $\overline{CS_2} \geq V_{CC}-0.2V$, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	-	-	3	mA
	I _{CC2}	Cycle time=Min, I _{IO} =0mA, 100% duty, $\overline{CS_1}=V_{IL}$, $\overline{CS_2}=V_{IH}$, V _{IN} =V _{IL} or V _{IH}	-	-	40	mA
Output low voltage	V _{OL}	I _{OL} = 2.1mA			0.4	V
Output high voltage	V _{OH}	I _{OH} = -1.0mA	2.4			V
Standby Current(TTL)	I _{SB}	$\overline{CS_1}=V_{IH}$, $\overline{CS_2}=V_{IL}$, Other inputs=V _{IH} or V _{IL}	-	-	0.3	mA
Standby Current(CMOS)	I _{SB1}	$\overline{CS_1} \geq V_{CC}-0.2V$, $\overline{CS_2} \geq V_{CC}-0.2V$ ($\overline{CS_1}$ controlled) or $\overline{CS_2} \leq 0.2V$ ($\overline{CS_2}$ controlled), Other inputs=0~V _{CC}	-	0.5	30 ¹⁾	μA

1. Super low power product=10μA with special handling.


AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V

Input rising and falling time: 5ns

Input and output reference voltage: 1.5V

Output load (see right): $C_L = 100\text{pF} + 1\text{TTL}$ $C_L = 30\text{pF} + 1\text{TTL}$ 

1. Including scope and jig capacitance

2. $R_1 = 3070\Omega$, $R_2 = 3150\Omega$ 3. $V_{TM} = 2.8\text{V}$ AC CHARACTERISTICS ($V_{CC} = 3.0 \sim 3.6\text{V}$, Industrial product: $T_A = -40$ to 85°C)

Parameter List		Symbol	Speed Bins				Units
			55ns		70ns		
			Min	Max	Min	Max	
Read	Read Cycle Time	t _{RC}	55	-	70	-	ns
	Address Access Time	t _{AA}	-	55	-	70	ns
	Chip Select to Output	t _{CO}	-	55	-	70	ns
	Output Enable to Valid Output	t _{OE}	-	25	-	35	ns
	Chip Select to Low-Z Output	t _{LZ}	10	-	10	-	ns
	Output Enable to Low-Z Output	t _{OLZ}	5	-	5	-	ns
	Chip Disable to High-Z Output	t _{HZ}	0	20	0	25	ns
	Output Disable to High-Z Output	t _{OHZ}	0	20	0	25	ns
	Output Hold from Address Change	t _{OH}	10	-	10	-	ns
Write	Write Cycle Time	t _{WC}	55	-	70	-	ns
	Chip Select to End of Write	t _{CW}	45	-	60	-	ns
	Address Set-up Time	t _{AS}	0	-	0	-	ns
	Address Valid to End of Write	t _{AW}	45	-	60	-	ns
	Write Pulse Width	t _{WP}	40	-	50	-	ns
	Write Recovery Time	t _{WR}	0	-	0	-	ns
	Write to Output High-Z	t _{WHZ}	0	20	0	20	ns
	Data to Write Time Overlap	t _{DW}	25	-	30	-	ns
	Data Hold from Write Time	t _{DH}	0	-	0	-	ns
	End Write to Output Low-Z	t _{OW}	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Typ	Max	Unit
V _{CC} for data retention	V _{DR}	$\overline{CS}_1 \geq V_{CC} - 0.2\text{V}^{(1)}$	1.5	-	3.6	V
Data retention current	I _{DR}	$V_{CC} = 1.5\text{V}$, $\overline{CS}_1 \geq V_{CC} - 0.2\text{V}^{(1)}$	-	0.5	6 ⁽²⁾	μA
Data retention set-up time	t _{SDR}	See data retention waveform	0	-	-	ms
Recovery time	t _{RDR}		t _{RC}	-	-	


1. $\overline{CS}_1 \geq V_{CC} - 0.2\text{V}$, $\overline{CS}_2 \geq V_{CC} - 0.2\text{V}$ ($\overline{CS}_1$ controlled) or $\overline{CS}_2 \geq V_{CC} - 0.2\text{V}$ ($\overline{CS}_2$ controlled).2. Super low power product = $4\mu\text{A}$ with special handling.

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{\text{CS1}}=\overline{\text{OE}}=\text{V}_{\text{IL}}$, $\text{CS2}=\overline{\text{WE}}=\text{V}_{\text{IH}}$)




1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.


TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{\text{WE}}$ Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{\text{CS1}}$ Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS₂ Controlled)




NOTES (WRITE CYCLE)


1. A write occurs during the overlap of a low $\overline{CS_1}$, a high CS₂ and a low $\overline{WE}$. A write begins at the latest transition among $\overline{CS_1}$ goes low, CS₂ going high and WE going low : A write ends at the earliest transition among CS₁ going high, CS₂ going low and WE going high, tWP is measured from the beginning of write to the end of write.
2. tCW is measured from the CS₁ going low or CS₂ going high to the end of write.
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change. tWR₁ applied in case a write ends as $\overline{CS_1}$ or $\overline{WE}$ going high tWR₂ applied in case a write ends as CS₂ going to low.

DATA RETENTION WAVE FORM

CS₁ controlled



CS₂ controlled



Unit: millimeters(inches)

#44
 #23
 #1
 #22
 $\frac{11.76 \pm 0.20}{0.463 \pm 0.008}$
 $\frac{1.00 \pm 0.10}{0.039 \pm 0.004}$
 $\frac{1.20}{0.047 \text{ MAX.}}$
 $\frac{18.81}{0.741 \text{ MAX.}}$
 $\frac{18.41 \pm 0.10}{0.725 \pm 0.004}$
 $\frac{0.805}{0.032}$
 $\frac{0.35 \pm 0.10}{0.014 \pm 0.004}$
 $\frac{0.80}{0.0315}$
 0.05 MIN.
 0.002
 $\frac{0.10}{0.004 \text{ MAX.}}$

THIN SMALL OUTLINE PACKAGE TYPE II (400R)

The drawing includes the following dimensions and features:

- Top View:**
 - Pin 1 indicator (#1, #22, #44, #23)
 - Overall width: $\frac{11.76 \pm 0.20}{0.463 \pm 0.008}$
 - Overall length: $\frac{18.81}{0.741}$ MAX.
 - Length to pin 1: $\frac{18.41 \pm 0.10}{0.725 \pm 0.004}$
 - Pin pitch: $\frac{0.35 \pm 0.10}{0.014 \pm 0.004}$
 - Pin width: $\frac{0.80}{0.0315}$
 - Pin thickness: $\frac{0.05}{0.002}$ MIN
- Side View:**
 - Package height: $\frac{1.00 \pm 0.10}{0.039 \pm 0.004}$
 - Standoff height: $\frac{1.20}{0.047}$ MAX.
 - Lead height: $\frac{0.10}{0.004}$ MAX
- Detail View (Lead Profile):**
 - Lead angle: $0 \sim 8^\circ$
 - Lead thickness: $\frac{0.25}{0.010}$
 - Lead width: $\frac{0.45 \sim 0.75}{0.018 \sim 0.030}$
 - Lead thickness (bottom): $\frac{0.50}{0.020}$
 - Lead angle (bottom): $\frac{0.15}{0.006} \begin{smallmatrix} +0.10 \\ -0.05 \end{smallmatrix}$ and $\frac{0.004}{-0.002}$

PACKAGE DIMENSION

Unit: millimeters

48 BALL FINE PITCH BGA(0.75mm ball pitch)

