

DRAM MODULE

KMM364C400CK/CS KMM364C410CK/CS

KMM364C400CK/CS & KMM364C410CK/CS with Fast Page Mode

4Mx64 DRAM DIMM using 4Mx4, 4K & 2K Refresh, 5V

GENERAL DESCRIPTION

The Samsung KMM364C40(1)0C is a 4Mx64bits Dynamic RAM high density memory module. The Samsung KMM364C40(1)0C consists of sixteen CMOS 4Mx4bits DRAMs in SOJ/TSOP-II 300mil package, and two 16bits driver IC in 48pin TSSOP package mounted on a 168-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The KMM364C40(1)0C is a Dual In-line Memory Module and is intended for mounting into 168-pin edge connector sockets.

PERFORMANCE RANGE

Speed	t _{RAC}	t _{CAC}	t _{RC}
-5	50ns	18ns	90ns
-6	60ns	20ns	110ns

FEATURES

- Part Identification
 - KMM364C400CK (4096 cycles/64ms Ref., SOJ)
 - KMM364C400CS (4096 cycles/64ms Ref., TSOP)
 - KMM364C410CK (2048 cycles/32ms Ref., SOJ)
 - KMM364C410CS (2048 cycles/32ms Ref., TSOP)
- Fast Page Mode Operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single 5V±10% power supply
- JEDEC standard pinout & Buffered PDpin
- Buffered input except $\overline{\text{RAS}}$ and DQ
- PCB : Height(1000mil), double sided component

PIN CONFIGURATIONS

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	Vss	29	$\overline{\text{CAS2}}$	57	DQ22	85	Vss	113	RSVD	141	DQ58
2	DQ0	30	$\overline{\text{RAS0}}$	58	DQ23	86	DQ36	114	* $\overline{\text{RAS1}}$	142	DQ59
3	DQ1	31	$\overline{\text{OE0}}$	59	Vcc	87	DQ37	115	RFU	143	Vcc
4	DQ2	32	Vss	60	DQ24	88	DQ38	116	Vss	144	DQ60
5	DQ3	33	A0	61	RFU	89	DQ39	117	A1	145	RFU
6	Vcc	34	A2	62	RFU	90	Vcc	118	A3	146	RFU
7	DQ4	35	A4	63	RFU	91	DQ40	119	A5	147	RFU
8	DQ5	36	A6	64	RFU	92	DQ41	120	A7	148	RFU
9	DQ6	37	A8	65	DQ25	93	DQ42	121	A9	149	DQ61
10	DQ7	38	A10	66	DQ26	94	DQ43	122	A11	150	DQ62
11	DQ8	39	*A12	67	DQ27	95	DQ44	123	*A13	151	DQ63
12	Vss	40	Vcc	68	Vss	96	Vss	124	Vcc	152	Vss
13	DQ9	41	RFU	69	DQ28	97	DQ45	125	RFU	153	DQ64
14	DQ10	42	RFU	70	DQ29	98	DQ46	126	B0	154	DQ65
15	DQ11	43	Vss	71	DQ30	99	DQ47	127	Vss	155	DQ66
16	DQ12	44	$\overline{\text{OE2}}$	72	DQ31	100	DQ48	128	RFU	156	DQ67
17	DQ13	45	$\overline{\text{RAS2}}$	73	Vcc	101	DQ49	129	* $\overline{\text{RAS3}}$	157	Vcc
18	Vcc	46	$\overline{\text{CAS4}}$	74	DQ32	102	Vcc	130	$\overline{\text{CAS5}}$	158	DQ68
19	DQ14	47	RSVD	75	DQ33	103	DQ50	131	$\overline{\text{CAS7}}$	159	DQ69
20	DQ15	48	$\overline{\text{W2}}$	76	DQ34	104	DQ51	132	$\overline{\text{PDE}}$	160	DQ70
21	DQ16	49	Vcc	77	DQ35	105	DQ52	133	Vcc	161	DQ71
22	DQ17	50	RSVD	78	Vss	106	DQ53	134	RSVD	162	Vss
23	Vss	51	RSVD	79	PD1	107	Vss	135	RSVD	163	PD2
24	RSVD	52	DQ18	80	PD3	108	RSVD	136	DQ54	164	PD4
25	RSVD	53	DQ19	81	PD5	109	RSVD	137	DQ55	165	PD6
26	Vcc	54	Vss	82	PD7	110	Vcc	138	Vss	166	PD8
27	$\overline{\text{W0}}$	55	DQ20	83	ID0	111	RFU	139	DQ56	167	ID1
28	$\overline{\text{CAS0}}$	56	DQ21	84	Vcc	112	$\overline{\text{CAS1}}$	140	DQ57	168	Vcc

NOTE : A11 is used for only KMM364C400CK/CS (4K ref.)

PD Note : PD & ID Terminals must each be pulled up through a register to Vcc at the next higher level assembly. PDs will be either open (NC) or driven to Vss via on-board buffer circuits.

ID Note : IDs will be either open (NC) or connected directly to Vss without a buffer.

PIN NAMES

Pin Names	Function
A0, B0, A1 - A11	Address Input (4K Ref)
A0, B0, A1 - A10	Address Input (2K Ref)
DQ0 - DQ71	Data In/Out
$\overline{\text{W0}}, \overline{\text{W2}}$	Read/Write Enable
$\overline{\text{OE}}, \overline{\text{OE2}}$	Output Enable
$\overline{\text{RAS0}}, \overline{\text{RAS2}}$	Row Address Strobe
$\overline{\text{CAS0}} \sim \overline{\text{CAS7}}$	Column Address Strobe
Vcc	Power(+5V)
Vss	Ground
NC	No Connection
$\overline{\text{PDE}}$	Presence Detect Enable
PD1 - 8	Presence Detect
ID0 - 1	ID bit
RSVD	Reserved Use
RFU	Reserved for Future Use

Pins marked '*' are not used in this module.

PD & ID Table


Pin	50NS	60NS
PD1	1	1
PD2	1	1
PD3	0	0
PD4	1	1
PD5	0	0
PD6	0	1
PD7	0	1
PD8	1	1
ID0	0	0
ID1	0	0

PD : 0 for Vol of Drive IC & 1 for N.C

ID : 0 for Vss & 1 for N.C

DRAM MODULE

FUNCTIONAL BLOCK DIAGRAM



DRAM MODULE

KMM364C400CK/CS
KMM364C410CK/CS

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on any pin relative Vss	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on Vcc supply relative to Vss	V _{CC}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +125	°C
Power Dissipation	P _D	16	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{CC} +1 ^{*1}	V
Input Low Voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V/20ns, Pulse width is measured at V_{CC}.

*2 : -2.0V/20ns, Pulse width is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol	Speed	KMM364C400CK/CS		KMM364C410CK/CS		Unit
		Min	Max	Min	Max	
I _{CC1}	-5	-	1440	-	1760	mA
	-6	-	1280	-	1600	mA
I _{CC2}	Don't care	-	100	-	100	mA
I _{CC3}	-5	-	1440	-	1760	mA
	-6	-	1280	-	1600	mA
I _{CC4}	-5	-	1280	-	1440	mA
	-6	-	1120	-	1280	mA
I _{CC5}	Don't care	-	30	-	30	mA
I _{CC6}	-5	-	1440	-	1760	mA
	-6	-	1280	-	1600	mA
I _{I(L)}	Don't care	-40	40	-40	40	uA
I _{O(L)}		-5	5	-5	5	uA
V _{OH}	Don't care	2.4	-	2.4	-	V
V _{OL}		-	0.4	-	0.4	V

I_{CC1}*: Operating Current * ($\overline{RAS}$, $\overline{CAS}$, Address cycling @t_{RC}=min)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3}*: $\overline{RAS}$ Only Refresh Current * ($\overline{CAS}=V_{IH}$, $\overline{RAS}$ cycling @t_{RC}=min)

I_{CC4}*: Fast Page Mode Current * ($\overline{RAS}=V_{IL}$, $\overline{CAS}$ cycling : t_{PC}=min)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}*: $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current * ($\overline{RAS}$ and $\overline{CAS}$ cycling @t_{RC}=min)

I_{I(L)} : Input Leakage Current (Any input 0≤V_{IN}≤V_{CC}+0.5V, all other pins not under test=0 V)

I_{O(L)} : Output Leakage Current(Data Out is disabled, 0V≤V_{OUT}≤V_{CC})

V_{OH} : Output High Voltage Level (I_{OH} = -5mA)

V_{OL} : Output Low Voltage Level (I_{OL} = 4.2mA)

*** NOTE** : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one page mode cycle, t_{PC}.

DRAM MODULE

CAPACITANCE (T_A = 25°C, V_{CC}=5V, f = 1MHz)

Item	Symbol	Min	Max	Unit
Input capacitance[A0-A11(A10), B0]	C _{IN1}	-	20	pF
Input capacitance[W0, W2, OE0, OE2]	C _{IN2}	-	20	pF
Input capacitance[RAS0, RAS2]	C _{IN3}	-	80	pF
Input capacitance[CAS0 ~ CAS7]	C _{IN4}	-	20	pF
Input/Output capacitance [DQ0-71]	C _{DQ1}	-	20	pF

AC CHARACTERISTICS (0°C≤T_A≤70°C, V_{CC}=5.0V±10%. See notes 1,2.)

Test condition : V_{ih}/V_{il}=2.4/0.8V, V_{oh}/V_{ol}=2.4/0.4V, Output loading CL=100pF

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	90		110		ns	
Read-modify-write cycle time	t _{RWC}	133		155		ns	
Access time from RAS	t _{RAC}		50		60	ns	3,4
Access time from CAS	t _{CAC}		18		20	ns	3,4,5,11
Access time from column address	t _{AA}		30		35	ns	3,10,11
CAS to output in Low-Z	t _{CLZ}	5		5		ns	3,11
Output buffer turn-off delay	t _{OFF}	5	18	5	20	ns	6,11
Transition time(rise and fall)	t _{tr}	2	50	2	50	ns	2
RAS precharge time	t _{RP}	30		40		ns	
RAS pulse width	t _{RAS}	50	10K	60	10K	ns	
RAS hold time	t _{RSH}	18		20		ns	11
CAS hold time	t _{CSH}	48		58		ns	11
CAS pulse width	t _{CAS}	13	10K	15	10K	ns	
RAS to CAS delay time	t _{RCD}	18	32	18	40	ns	4,11
RAS to column address delay time	t _{RAD}	13	20	13	25	ns	10,11
CAS to RAS precharge time	t _{CRP}	10		10		ns	11
Row address set-up time	t _{ASR}	5		5		ns	11
Row address hold time	t _{RAH}	8		8		ns	11
Column address set-up time	t _{ASC}	0		0		ns	
Column address hold time	t _{CAH}	10		10		ns	
Column address to RAS lead time	t _{RAL}	30		35		ns	11
Read command set-up time	t _{RCS}	0		0		ns	
Read command hold referenced to CAS	t _{RCH}	0		0		ns	8
Read command hold referenced to RAS	t _{RRH}	-2		-2		ns	8,11
Write command hold time	t _{WCH}	10		10		ns	
Write command pulse width	t _{WP}	10		10		ns	
Write command to RAS lead time	t _{RWL}	18		20		ns	11
Write command to CAS lead time	t _{CWL}	13		15		ns	
Data set-up time	t _{DS}	-2		-2		ns	9,11
Data hold time	t _{DH}	15		20		ns	9,11
Refresh period (4K refresh)	t _{REF}		64		64	ms	
Refresh period (2K refresh)	t _{REF}		32		32	ms	
Write command set-up time	t _{WCS}	0		0		ns	7
CAS to W dealy time	t _{CWD}	36		40		ns	7
Column address to W delay time	t _{AWD}	48		55		ns	7

DRAM MODULE

AC CHARACTERISTICS (0°C≤T_A≤70°C, V_{CC}=5.0V±10%. See notes 1,2.)

Test condition : V_{ih}/V_{il}=2.4/0.8V, V_{oh}/V_{ol}=2.4/0.4V, Output loading CL=100pF

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	t _{CPWD}	53		60		ns	7
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t _{RWD}	71		83		ns	7,11
$\overline{\text{CAS}}$ setup time($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CSR}	10		10		ns	11
$\overline{\text{CAS}}$ hold time($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CHR}	8		8		ns	11
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	t _{RPC}	3		3		ns	11
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		35		40	ns	3,11
Fast page mode cycle time	t _{PC}	35		40		ns	
Fast page mode read-modify-write cycle time	t _{PRWC}	75		80		ns	
$\overline{\text{CAS}}$ precharge time(Fast page cycle)	t _{CP}	10		10		ns	
$\overline{\text{RAS}}$ pulse width (Fast page cycle)	t _{RASP}	50	200K	60	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	35		40		ns	11
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ refresh)	t _{WRP}	15		15		ns	11
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ refresh)	t _{WRH}	8		8		ns	11
$\overline{\text{CAS}}$ precharge(C-B-R counter test)	t _{CPT}	20		20		ns	
$\overline{\text{OE}}$ access time	t _{OEa}		18		20	ns	11
$\overline{\text{OE}}$ to data delay	t _{OED}	18		20		ns	11
Output buffer turn off delay time from $\overline{\text{OE}}$	t _{OEZ}	5		5	20	ns	11
$\overline{\text{OE}}$ command hold time	t _{OEh}	13		15		ns	
Present Detect Read Cycle							
$\overline{\text{PDE}}$ to Valid PD bit	t _{PD}		10		10	ns	
$\overline{\text{PDE}}$ to PD bit Inactive	t _{PDOFF}	2	7	2	7	ns	

NOTES

1. An initial pause of 200us is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. Input voltage levels are V_{IH}/V_{IL} . $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2TTL loads and 100pF.
4. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} is not restrictive operating parameter. It included in the data sheet as electrical characteristic only. If $t_{WCS} \geq t_{WCS}(\text{min})$ the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles.
10. Operation within the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. The timing skew from the DRAM to the DIMM resulted from the addition of buffers.

The timing diagram illustrates the sequence of signals for a 16M1602 LCD module. The signals and their timing parameters are as follows:

- RAS**: Row Address Strobe. Timing parameters: t_{RAS} (high pulse width), t_{RC} (high level time), t_{RP} (fall time).
- CAS**: Column Address Strobe. Timing parameters: t_{CRP} (high pulse width), t_{CSH} (high level time), t_{RCD} (delay from RAS to CAS), t_{RSH} (delay from RAS to CAS), t_{CAS} (delay from CAS to RAS), t_{RAD} (delay from RAS to CAS), t_{ASR} (delay from RAS to CAS), t_{RAH} (delay from RAS to CAS), t_{ASC} (delay from RAS to CAS), t_{CAH} (delay from CAS to RAS), t_{RAL} (delay from RAS to CAS).
- A**: Address. Timing parameters: t_{ASR} (delay from RAS to CAS), t_{RAH} (delay from RAS to CAS), t_{ASC} (delay from RAS to CAS), t_{CAH} (delay from CAS to RAS), t_{RAL} (delay from RAS to CAS).
- W**: Write Enable. Timing parameters: t_{RCS} (delay from RAS to CAS), t_{RCH} (delay from RAS to CAS), t_{RRH} (delay from RAS to CAS), t_{OFF} (delay from RAS to CAS).
- OE**: Output Enable. Timing parameters: t_{AA} (delay from RAS to CAS), t_{OEA} (delay from RAS to CAS), t_{CAC} (delay from RAS to CAS), t_{CLZ} (delay from RAS to CAS).
- DQ**: Data Bus. Timing parameters: t_{AC} (delay from RAS to CAS), t_{OH} (delay from RAS to CAS).


 Don't care

 Undefined

DRAM MODULE

WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




Don't care


Undefined

WRITE CYCLE ($\overline{OE}$ CONTROLLED WRITE)

NOTE : DOUT = OPEN




READ - MODIFY - WRITE CYCLE



Don't care
Undefined

FAST PAGE READ CYCLE

NOTE : DOUT = OPEN




Don't care
Undefined

DRAM MODULE


FAST PAGE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



Don't care
Undefined

FAST PAGE READ - MODIFY - WRITE CYCLE



 Don't care


 Undefined

DRAM MODULE

$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, DIN = Don't care

DOUT = OPEN



$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE


NOTE : $\overline{\text{OE}}$, A = Don't care



Don't care
Undefined


DRAM MODULE

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)

NOTE : DOUT = OPEN



Don't care
Undefined

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




NOTE : This timing diagram is applied to all devices besides 16M DRAM 4th & 64M DRAM.

DRAM MODULE


CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE : $\overline{OE}$, A = Don't care



TEST MODE IN CYCLE

NOTE : $\overline{OE}$, A = Don't care




Don't care
Undefined

DRAM MODULE

KMM364C400CK/CS
KMM364C410CK/CS

PACKAGE DIMENSIONS

Units : Inches (millimeters)



Tolerances : ±.005(.13) unless otherwise specified

The used device is 4Mx4 DRAM with Fast Page mode, SOJ (300mil) or TSOP II (Forward).

DRAM Part No. : KMM364C400CK/CS - KM44C4000CK, KM44C4000CS

KMM364C410CK/CS - KM44C4100CK, KM44C4100CS

Revision History
Rev 0.0 : Aug. 1997