

High Speed 256K x 16Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 262,144 x 16 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row. Access time (-4), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 256Kx16 EDO Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

It may be used as graphic memory unit for microcomputer, personal computer and portable machines.

FEATURES

• Part Identification

- KM416C254D/DL (5V, 512 Ref.)

• Active Power Dissipation

Unit : mW

Speed	Active Power Dissipation
-4	990

• Refresh Cycles


Part NO.	V _{CC}	Refresh cycle	Refresh period	
			Normal	L-ver
C254D	5V	512	8ms	128ms

• Performance Range

Speed	t _{RAC}	t _{CAC}	t _{RC}	t _{HPC}
-4	40ns	13ns	69ns	17ns

- Extended Data Out Mode operation
- 2 $\overline{\text{CAS}}$ Byte/Wrod Read/Write operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in 40-pin SOJ 400mil and 44(40)-pin TSOP(II) 400mil packages
- Triple +5V±10% power supply


FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.


PIN CONFIGURATION (Top Views)

• KM416C254DJ



(SOJ)

• KM416C254DT



(TSOP-II)

Pin Name	Pin Function
A0 - A8	Address Inputs
DQ0 - 15	Data In/Out
Vss	Ground
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{UCAS}}$	Upper Column Address Strobe
$\overline{\text{LCAS}}$	Lower Column Address Strobe
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{OE}}$	Data Output Enable
Vcc	Power(+5V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-1.0 to +7.0	V
Voltage on Vcc supply relative to Vss	V _{CC}	-1.0 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	1.1	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Units
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input Low Voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}

*2 : -2.0V/20ns(5V), Pulse width is measured at V_{SS}

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0≤V _{IN} ≤V _{IN} +0.5V, all other input pins not under test=0 Volt)	I _{I(L)}	-5	5	uA
Output Leakage Current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{O(L)}	-5	5	uA
Output High Voltage Level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output Low Voltage Level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Power	Max	Units
I _{CC1}	Don't care	180	mA
I _{CC2}	Don't care	2	mA
I _{CC3}	Don't care	180	mA
I _{CC4}	Don't care	145	mA
I _{CC5}	Normal L	1 150	mA uA
I _{CC6}	Don't care	180	mA
I _{CC7}	L	300	uA
I _{CCS}	L	200	uA

I_{CC1}* : Operating Current ($\overline{RAS}$ and $\overline{UCAS}$, $\overline{LCAS}$, Address cycling @t_{RC}=min.)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{IH}$)

I_{CC3}* : $\overline{RAS}$ -only Refresh Current ($\overline{UCAS}=\overline{LCAS}=V_{IH}$, $\overline{RAS}$, Address cycling @t_{RC}=min.)

I_{CC4}* : Extended Data Out Mode Current ($\overline{RAS}=V_{IL}$, $\overline{UCAS}$ or $\overline{LCAS}$, Address cycling @t_{HPC}=min.)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{UCAS}=\overline{LCAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6}* : $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current ($\overline{RAS}$ and $\overline{UCAS}$ or $\overline{LCAS}$ cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{UCAS}$, $\overline{LCAS}$ =0.2V,

DQ=Don't care, T_{RC}=31.25uS, T_{RAS}=T_{RASmin}~300ns

I_{CCS} : Self Refresh Current

$\overline{RAS}=\overline{UCAS}=\overline{LCAS}=V_{IL}$, $\overline{W}=\overline{OE}=A_0 \sim A_{12}(A_{11})=V_{CC}-0.2V$ or 0.2V,

DQ0 ~ DQ15=V_{CC}-0.2V, 0.2V or Open

***Note :** I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3}, I_{CC6} and I_{CC7}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one Hyper page mode cycle time, t_{HPC}.

CAPACITANCE (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A12]	CIN1	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{W}}$, $\overline{\text{OE}}$]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ15]	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤60°C, See note 1,2)

Test condition : VCC=5.0V±10%, Vih/Vil=2.8/0.4V, Voh/Vol=2.0/0.8V

Parameter	Symbol	-4		Units	Notes
		Min	Max		
Random read or write cycle time	tRC	69		ns	
Read-modify-write cycle time	tRWC	94		ns	
Access time from $\overline{\text{RAS}}$	tRAC		40	ns	3,4,10
Access time from $\overline{\text{CAS}}$	tCAC		13	ns	3,4,5
Access time from column address	tAA		20	ns	3,10
$\overline{\text{CAS}}$ to output in Low-Z	tCLZ	3		ns	3
Output buffer turn-off delay from $\overline{\text{CAS}}$	tCEZ	3	11	ns	6,12
Transition time (rise and fall)	tT	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	25		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	40	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	9		ns	
$\overline{\text{CAS}}$ hold time	tCSH	34		ns	
$\overline{\text{CAS}}$ pulse width	tCAS	6.5	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	tRCD	18	27	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	13	20	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		ns	
Row address set-up time	tASR	0		ns	
Row address hold time	tRAH	8		ns	
Column address set-up time	tASC	0		ns	13
Column address hold time	tCAH	6.5		ns	13
Column address to $\overline{\text{RAS}}$ lead time	tRAL	20		ns	
Read command set-up time	tRCS	0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	tRCH	0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		ns	8
Write command set-up time	tWCS	0		ns	7
Write command hold time	tWCH	7		ns	
Write command pulse width	tWP	7		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	8		ns	
Write command to $\overline{\text{CAS}}$ lead time	tCWL	6		ns	16

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-4		Units	Notes
		Min	Max		
Data set-up time	t _{DS}	0		ns	9,19
Data hold time	t _{DH}	6.5		ns	19
Refresh period (Normal)	t _{REF}		8	ms	
Refresh period (L-ver)	t _{REF}		128	ms	
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	t _{CWD}	28		ns	7,15
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	t _{RWD}	55		ns	7
Column address to $\overline{\text{W}}$ delay time	t _{AWD}	35		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	t _{CPWD}	38		ns	7
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CSR}	5		ns	17
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	t _{CHR}	10		ns	18
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t _{RPC}	5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ counter test cycle)	t _{CPT}	20		ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		23	ns	3
Hyper Page mode cycle time	t _{HPC}	17		ns	11
Hyper Page read-modify-write cycle time	t _{HPRWC}	48		ns	11
$\overline{\text{CAS}}$ precharge time (Hyper Page cycle)	t _{CP}	6.5		ns	14
$\overline{\text{RAS}}$ pulse width (Hyper Page cycle)	t _{RASP}	40	100K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	25		ns	
$\overline{\text{OE}}$ access time	t _{OEA}		13	ns	12
$\overline{\text{OE}}$ to data delay	t _{OED}	11		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	t _{OEZ}	3	11	ns	6
$\overline{\text{OE}}$ command hold time	t _{OEH}	13		ns	
Output data hold time	t _{DOH}	4		ns	
Output buffer turn off delay from $\overline{\text{RAS}}$	t _{REZ}	3	15	ns	6,12
Output buffer turn off delay from $\overline{\text{W}}$	t _{WEZ}	3	11	ns	6
$\overline{\text{W}}$ to data delay	t _{WED}	11		ns	
$\overline{\text{OE}}$ to $\overline{\text{CAS}}$ hold time	t _{OCH}	5		ns	
$\overline{\text{CAS}}$ hold time to $\overline{\text{OE}}$	t _{CHO}	5		ns	
$\overline{\text{OE}}$ precharge time	t _{OEP}	5		ns	
$\overline{\text{W}}$ pulse width (Hyper Page Cycle)	t _{WPE}	5		ns	
$\overline{\text{RAS}}$ pulse width ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)	t _{RASS}	100		us	20,21,22
$\overline{\text{RAS}}$ precharge time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)	t _{RPS}	74		ns	20,21,22
$\overline{\text{CAS}}$ hold time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ self refresh)	t _{CHS}	-50		ns	20,21,22


NOTES

1. An initial pause of 200us is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals.
Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL load and 30pF. Dout reference level : $V_{oh}/V_{ol}=2.0V/0.8V$
4. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only.
If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{oh} or V_{ol} .
7. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPWD} \geq t_{CPWD}(\text{min})$ then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the first $\overline{\text{CAS}}$ falling edge in early write cycles and to $\overline{W}$ falling edge in $\overline{\text{OE}}$ controlled write cycle and read-modify-write cycles.
10. Operation within the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only.
If t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. $t_{ASC} \geq 5\text{ns}$, Assume $t_T = 2.0\text{ns}$
12. If $\overline{\text{RAS}}$ goes high before $\overline{\text{CAS}}$ high going, the open circuit condition of the output is achieved by $\overline{\text{CAS}}$ high going. If $\overline{\text{CAS}}$ goes high before $\overline{\text{RAS}}$ high going, the open circuit condition of the output is achieved by $\overline{\text{RAS}}$ going


KM416C254D/DL Truth Table

$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{W}$	$\overline{\text{OE}}$	DQ0 - DQ7	DQ8-DQ15	STATE
H	H	H	H	H	Hi-Z	Hi-Z	Standby
L	H	H	H	H	Hi-Z	Hi-Z	Refresh
L	L	H	H	L	DQ-OUT	Hi-Z	Byte Read
L	H	L	H	L	Hi-Z	DQ-OUT	Byte Read
L	L	L	H	L	DQ-OUT	DQ-OUT	Word Read
L	L	H	L	H	DQ-IN	-	Byte Write
L	H	L	L	H	-	DQ-IN	Byte Write
L	L	L	L	H	DQ-IN	DQ-IN	Word Write
L	L	L	H	H	Hi-Z	Hi-Z	-

13. t_{ASC} , t_{CAH} are referenced to the earlier $\overline{CAS}$ rising edge.
14. t_{CP} is specified from the last $\overline{CAS}$ rising edge in the previous cycle to the first $\overline{CAS}$ falling edge in the next cycle.
15. t_{CWD} is referenced to the later $\overline{CAS}$ falling edge at word red-modify-write cycle.
16. t_{CWL} is specified from $\overline{W}$ falling edge to the earlier $\overline{CAS}$ rising edge.
17. t_{CSR} is referenced to earlier $\overline{CAS}$ falling low before $\overline{RAS}$ transition low.
18. t_{CHR} is referenced to the later $\overline{CAS}$ rising high after $\overline{RAS}$ transition low.




19. t_{DS} , t_{DH} are specified for earlier $\overline{CAS}$ falling low.




20. If $t_{RAS} \geq 100\mu s$, then $\overline{RAS}$ precharge time must use t_{RPS} instead of t_{RP} .
21. For $\overline{RAS}$ -only refresh and burst $\overline{CAS}$ -before- $\overline{RAS}$ refresh mode, 512(512K) cycle of burst refresh must be executed within 8ms before and after self refresh, in order to meet refresh specification.
22. For distributed $\overline{CAS}$ -before- $\overline{RAS}$ with 15.6 μs interval, $\overline{CAS}$ -before- $\overline{RAS}$ refresh should be executed with in 15.6 μs immediately before and after self refresh in order to meet refresh specification.

WORD READ CYCLE




NOTE : DIN = OPEN




UPPER BYTE READ CYCLE

NOTE : DIN = OPEN




WORD WRITE CYCLE (EARLY WRITE)

NOTE : DoUT = OPEN



LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



□ Don't care
■ Undefined

UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



Don't care
Undefined

WORD WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)


NOTE : DoUT = OPEN



Don't care
Undefined

LOWER BYTE WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)

NOTE : DoUT = OPEN




Don't care


Undefined

UPPER BYTE WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)


NOTE : DOUT = OPEN



WORD READ - MODIFY - WRITE CYCLE




LOWER-BYTE READ - MODIFY - WRITE CYCLE




Don't care
Undefined

UPPER-BYTE READ - MODIFY - WRITE CYCLE




Don't care
Undefined

HYPER PAGE MODE WORD READ CYCLE



Don't care
Undefined

HYPER PAGE MODE LOWER BYTE READ CYCLE



 Don't care


 Undefined

[illegible]

ELECTRONICS


HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)

NOTE : DoUT = OPEN



HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



Don't care
Undefined


HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




Don't care
Undefined

HYPER PAGE MODE WORD READ - MODIFY - WRITE CYCLE




HYPER PAGE MODE LOWER BYTE READ - MODIFY - WRITE CYCLE



 Don't care

 Undefined


HYPER PAGE MODE UPPER BYTE READ - MODIFY - WRITE CYCLE



 Don't care

 Undefined

HYPER PAGE READ AND WRITE MIXED CYCLE


☐ Don't care

Undefined

$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, DIN = Don't care

DOUT = OPEN




$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



Don't care
Undefined


HIDDEN REFRESH CYCLE (READ)



Don't care
Undefined


HIDDEN REFRESH CYCLE (WRITE)

NOTE : DoUT = OPEN




Don't care
Undefined

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ SELF REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



Don't care
Undefined

PACKAGE DIMENSION

