

Revision History

Revision 0.0 (May. 1999)

- PC133 first published

Revision 0.1 (June. 1999)

- Redefined feedback capacitor value to C_b, variable value, which depends upon the PLL chosen at *Functional Block Diagram*
- Defined " This module is based on JEDEC PC133 Specification" at *Package Dimensions*

Revision 0.2 (Apr. 2000)

Added the description of "Staktek's stacking technology is Samsung's stacking technology of choice"

KMM390S2858AT1 SDRAM DIMM

128Mx72 SDRAM DIMM with PLL & Register based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V SDRAMs with SPD

GENERAL DESCRIPTION

The Samsung KMM390S2858AT1 is a 128M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung KMM390S2858AT1 consists of eighteen CMOS Stacked 128Mx4 bit Synchronous DRAMs in two TSOP-II 400mil packages, three 18-bits Drive ICs for input control signal, one PLL in 24-pin TSSOP package for clock and one 2K EEPROM in 8-pin TSSOP package for Serial Presence Detect on a 168-pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The KMM390S2858AT1 is a Dual In-line Memory Module and is intended for mounting into 168-pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

- Performance range
- | Part No. | Max Freq. (Speed) |
|-------------------|-----------------------|
| KMM390S2858AT1-GA | 133MHz (7.5ns @ CL=3) |
- Burst mode operation
 - Auto & self refresh capability (8192 Cycles/64ms)
 - LVTTL compatible inputs and outputs
 - Single 3.3V ± 0.3V power supply
 - MRS cycle with address key programs
 - Latency (Access from column address)
 - Burst length (1, 2, 4, 8 & Full page)
 - Data scramble (Sequential & Interleave)
 - All inputs are sampled at the positive going edge of the system clock
 - Serial presence detect with EEPROM
 - PCB : Height (1,700mil), double sided component

PIN CONFIGURATIONS (Front side/back side)

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	Vss	29	DQM1	57	DQ18	85	Vss	113	DQM5	141	DQ50
2	DQ0	30	CS0	58	DQ19	86	DQ32	114	CS1	142	DQ51
3	DQ1	31	DU	59	VDD	87	DQ33	115	RAS	143	VDD
4	DQ2	32	Vss	60	DQ20	88	DQ34	116	Vss	144	DQ52
5	DQ3	33	A0	61	NC	89	DQ35	117	A1	145	NC
6	VDD	34	A2	62	*VREF	90	VDD	118	A3	146	*VREF
7	DQ4	35	A4	63	*CKE1	91	DQ36	119	A5	147	REGE
8	DQ5	36	A6	64	Vss	92	DQ37	120	A7	148	Vss
9	DQ6	37	A8	65	DQ21	93	DQ38	121	A9	149	DQ53
10	DQ7	38	A10/AP	66	DQ22	94	DQ39	122	BA0	150	DQ54
11	DQ8	39	BA1	67	DQ23	95	DQ40	123	A11	151	DQ55
12	Vss	40	VDD	68	Vss	96	Vss	124	VDD	152	Vss
13	DQ9	41	VDD	69	DQ24	97	DQ41	125	*CLK1	153	DQ56
14	DQ10	42	CLK0	70	DQ25	98	DQ42	126	A12	154	DQ57
15	DQ11	43	Vss	71	DQ26	99	DQ43	127	Vss	155	DQ58
16	DQ12	44	DU	72	DQ27	100	DQ44	128	CKE0	156	DQ59
17	DQ13	45	CS2	73	VDD	101	DQ45	129	CS3	157	VDD
18	VDD	46	DQM2	74	DQ28	102	VDD	130	DQM6	158	DQ60
19	DQ14	47	DQM3	75	DQ29	103	DQ46	131	DQM7	159	DQ61
20	DQ15	48	DU	76	DQ30	104	DQ47	132	*A13	160	DQ62
21	CB0	49	VDD	77	DQ31	105	CB4	133	VDD	161	DQ63
22	CB1	50	NC	78	Vss	106	CB5	134	NC	162	Vss
23	Vss	51	NC	79	*CLK2	107	Vss	135	NC	163	*CLK3
24	NC	52	CB2	80	NC	108	NC	136	CB6	164	NC
25	NC	53	CB3	81	WP	109	NC	137	CB7	165	**SA0
26	VDD	54	Vss	82	**SDA	110	VDD	138	Vss	166	**SA1
27	WE	55	DQ16	83	**SCL	111	CAS	139	DQ48	167	**SA2
28	DQM0	56	DQ17	84	VDD	112	DQM4	140	DQ49	168	VDD

PIN NAMES

Pin Name	Function
A0 ~ A12	Address input (Multiplexed)
BA0 ~ BA1	Select bank
DQ0 ~ DQ63	Data input/output
CB0 ~ CB7	Check bit (Data-in/data-out)
CLK0	Clock input
CKE0	Clock enable input
CS0 ~ CS3	Chip select input
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DQM0 ~ 7	DQM
VDD	Power supply (3.3V)
Vss	Ground
*VREF	Power supply for reference
REGE	Register enable
SDA	Serial data I/O
SCL	Serial clock
SA0 ~ 2	Address in EEPROM
DU	Don't use
NC	No connection
WP	Write protection

* These pins are not used in this module.

** These pins should be NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.




ELECTRONICS

REV. 0.2 Apr. 2000


PIN CONFIGURATION DESCRIPTION

Pin	Name	Input Function
CLK	<i>System clock</i>	Active on the positive going edge to sample all inputs.
<u>CS</u>	<i>Chip select</i>	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	<i>Clock enable</i>	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command.
A0 ~ A12	<i>Address</i>	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA12, Column address : CA0 ~ CA9, CA11
BA0 ~ BA1	<i>Bank select address</i>	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	<i>Row address strobe</i>	Latches row addresses on the positive going edge of the CLK with <u>RAS</u> low. Enables row access & precharge.
<u>CAS</u>	<i>Column address strobe</i>	Latches column addresses on the positive going edge of the CLK with <u>CAS</u> low. Enables column access.
<u>WE</u>	<i>Write enable</i>	Enables write operation and <u>row precharge</u> . Latches data in starting from CAS, <u>WE</u> active.
DQM0 ~ 7	<i>Data input/output mask</i>	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking)
REGE	<i>Register enable</i>	The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode.
DQ0 ~ 63	<i>Data input/output</i>	Data inputs/outputs are multiplexed on the same pins.
CB0 ~ 7	<i>Check bit</i>	Check bits for ECC.
WP	<i>Write protection</i>	WP pin is connected to Vss through 47KΩ Resistor. When WP is "high", EEPROM programming will be inhibited and the entire memory will be write-protected.
VDD/Vss	<i>Power supply/ground</i>	Power and ground for the input buffers and the core logic.


FUNCTIONAL BLOCK DIAGRAM




Note
1. The actual values of C_b will depend upon the PLL chosen.




STANDARD TIMING DIAGRAM WITH PLL & REGISTER (CL=2, BL=4)



*1. Register Input



*2. Register Output



td, tr = Delay of register (74ALVCF162835)

1. In case of module timing, command cycles delayed 1CLK with respect to external input timing at the address and input signal because of the buffering in register (74ALVCF162835). Therefore, Input/Output signals of read/write function sh issued 1CLK earlier as compared to Unbuffered DIMMs.
2. D is to be issued 1clock after write command in external timing because DIN

: Don't care

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	TSTG	-55 ~ +150	°C
Power dissipation	Pd	36	W
Short circuit current	Ios	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	VDD	3.0	3.3	3.6	V	
Input high voltage	VIH	2.0	3.0	VDDQ+0.3	V	1
Input low voltage	VIL	-0.3	0	0.8	V	2
Output high voltage	VOH	2.4	-	-	V	IOH = -2mA
Output low voltage	VOL	-	-	0.4	V	IOL = 2mA
Input leakage current	ILI	-10	-	10	uA	3

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.

3. Any input 0V ≤ VIN ≤ VDDQ.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (VDD = 3.3V, TA = 23°C, f = 1MHz, VREF = 1.4V ± 200 mV)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A12)	CIN1	-	15	pF
Input capacitance (RAS, CAS, WE)	CIN2	-	15	pF
Input capacitance (CKE0)	CIN3	-	15	pF
Input capacitance (CLK0)	CIN4	-	20	pF
Input capacitance (CS0, CS2)	CIN5	-	15	pF
Input capacitance (DQM0 ~ DQM7)	CIN6	-	15	pF
Input capacitance (BA0 ~ BA1)	CIN7	-	15	pF
Data input/output capacitance (DQ0 ~ DQ63)	COUT	-	22	pF
Data input/output capacitance (CB0 ~ CB7)	COUT1	-	22	pF

KMM390S2858AT1

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, T = 0 to 70°)


Parameter		Test Condition	Version		Note
			-A		
(One bank active)	I	Burst length = 1 t \geq t (min) I = 0 mA	3,200		1,3
Precharge standby current in	Icc2	CKE \leq IL(max), t = 10	422	mA	
	Icc2	CKE & CLK \leq IL(max), t = ∞			
Precharge standby current in non power-down mode	cc2N	\geq V (min), CS \geq V (min), tcc 0ns 20ns		mA	3
	cc2NS	\geq V (min), CLK \leq IL(max), t = ∞	506		
Active standby current in	Icc3	CKE \leq IL(max), t = 10ns	566		3
	I PS	CKE & CLK VIL CC =	218		
Active Standby current in	Icc3	CKE \geq IH(min), \overline{V}_{IH} \geq IH(min), t = 10 Input signals are changed one time during 20	1,430	mA	
	Icc3	CKE \geq IH(min), CLK VIL CC = Input signals are stable	902		
Operating current	Icc4	OL = 0mA 4 Banks activated CCD=2CLK		mA	1,3
	Icc5	tRC tRC	4,820	mA	
Self refresh current	I	\leq 0.2V		mA	3

- 2. Refresh period is 64ms.
- 3. Measured with 1 PLL & 3 Drive ICs.


IH/V = VDDQ SSQ)

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value	Unit
AC input levels (V_{ih}/V_{il})	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version	Unit	Note
		-A		
Row active to row active delay	$t_{RRD}(\text{min})$	15	ns	1
RAS to CAS delay	$t_{RCD}(\text{min})$	20	ns	1
Row precharge time	$t_{RP}(\text{min})$	20	ns	1
Row active time	$t_{RAS}(\text{min})$	45	ns	1
	$t_{RAS}(\text{max})$	100	us	
Row cycle time	$t_{RC}(\text{min})$	65	ns	1
Last data in to row precharge	$t_{RD}(\text{min})$	2	CLK	2
Last data in to Active delay	$t_{DAL}(\text{min})$	2 CLK + 20 ns		
Last data in to new col. address delay	$t_{CDL}(\text{min})$	1	CLK	2
Last data in to burst stop	$t_{BDL}(\text{min})$	1	CLK	2
Col. address to col. address delay	$t_{CCD}(\text{min})$	1	CLK	3
Number of valid output data	CAS latency=3	2	ea	4
	-	-		

- Notes :**
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of row precharge interrupt, auto precharge and read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

REFER TO THE INDIVIDUAL COMPOENET, NOT THE WHOLE MODULE.

Parameter	Symbol	-A		Unit	Note
		Min	Max		
CLK cycle time	CAS latency=3	tcc	7.5	1000	ns 1
CLK to valid output delay	CAS latency=3	tsAC	-	5.4	ns 1,2
Output data hold time	CAS latency=3	toH	2.7	-	ns 1,2
CLK high pulse width		tCH	2.5		ns 3
CLK low pulse width		tCL	2.5		ns 3
Input setup time		tSS	1.5		ns 3
Input hold time		tSH	0.8		ns 3
CLK to output in Low-Z		tSLZ	1		ns 2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4	ns 1

Notes : 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	DQM	BA0,1	A10/AP	A12,A11, A9 ~ A0	Note		
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2		
Refresh	Auto refresh		H	H	L	L	L	H	X	X		3		
	Self refresh			L						X		3		
	Exit	L	H	L	H	H	H	X	X		3			
				H	X	X	X		X		3			
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address			
Read & column address		Auto precharge disable		H	X	L	H	L	H	X	V	L	Column address (A0~A9, A11)	4
		Auto precharge enable										H		4,5
Write & Column Address		Auto precharge disable		H	X	L	H	L	L	X	V	L	Column address (A0~A9, A11)	4
		Auto precharge enable										H		4,5
Burst stop			H	X	L	H	H	L	X	X				6
Precharge		Bank selection		H	X	L	L	H	L	X	V	L	X	
		All banks									X	H		
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X					
				L	V	V	V		X					
Precharge power down mode	Exit	L	H	X	X	X	X	X	X					
				H	X	X	X	X	X					
	Entry	H	L	L	H	H	H		X					
				H	X	X	X		X					
DQM			H						V	X		7		
No operation command	H	X	H	X	X	X	X	X	X					
			L	H	H	H	H		X					

(V=Valid, X=Don')

1. OP Code : Operand code

A ~ A12 0 ~ BA : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

4. BA0 1 : Bank select addresses.

0 and BA are "Low" at read, write, row active and precharge, bank A is selected.

If both BA is "Low" and BA is "High" at read, write, row active and precharge, bank B is selected.

If both BA is "High" and BA1

If both BA0 and BA are "High" at read, write, row active and precharge, bank D is selected.

If A /AP is "High" at row precharge, BA0 1 is ignored and all banks are selected.

Another bank read/write command can be issued after the end of burst.


New row active of the associated bank can be issued at t after the end of burst.

6. Burst stop command is valid at every burst length.

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

PACKAGE DIMENSIONS

Units : Inches (Millimeters)



Tolerances : ± 0.005 (.13) unless otherwise specified

SDRAM Part No. : KM44S28238AT

- The used device is stacked 128Mx4 SDRAM
- Staktek's stacking technology is Samsung's stacking technology of choice

This module is based on JEDEC PC133 Specification