SPECIFICATION

Character Type Dot Matrix LCD Module

JCM121A

SHENZHEN JINGHUA DISPLAYS CO.,LTD.

• GENERAL SPECIFICATION

12 characters X 1line display

LCD driver: KS0066

Interface with Z80, 8088, 8051 MPU

Display Specification

Display Mode: Positive mode

Display type: TN or STN

Polarizer mode: Transflective

Viewing angle: 6:00

Display duty: 1/16

Driving bias: 1/5

Mechanical characteristics (Unit:mm)

Extenal dimension: 59.0X16.0X11.0

View area: 49.0X9.0


Dot size: 0.6X0.68

Dot pitch: 0.67X0.75

POWER: +5V power

Optical Characteristics

(1) Definition of viewing Angle



(2) Definition of Contrast Ratio:


Contrast Ratio = Reflectance value of non-selected state brightness

Reflectance value of selected state brightness

Test condition: standard A light source

(3) Response Time

Response time is measured as the shortest period of time possible between the change in state of an LCD segment as demonstrated below



• Absolute Maximum Ratings

Item	Symbol	Condition	Standard	l Value	Unit	
Item	Symbol	Condition	min	max	Oiiit	
Supply Voltage for logic	Vdd-Vss		-0.3	7.0	V	
Supply Voltage for LCD	Vdd-Vee	Ta=25℃	1	7.0	V	
Input Voltage	V1		-0.3	Vdd+0.3	V	
Operating Temperature	Тор	-	-10	50	$^{\circ}$ C	
Storage Temperature	Tstg	-	-20	70	$^{\circ}$ C	


● **Electrical Characteristics** (Ta=25 °C, Vdd= 5.0V)

Item	Symbol	Condition	St	andard Val	ue	Unit	
Item	Symbol	Condition	min	Type	max	Omt	
Supply Voltage for logic	Vdd-Vss	-	4.75	5.0	5.25	V	
Supply Current for logic	Idd	Vdd=5.0	-	1.0	-	mA	
Driving Current for LCD	Iee	Vee=-8.5	-	0.43	-	mA	
Driving Voltage for LCD	Vdd-Vee	25℃	-	4.8	-	V	
Input Voltage "H" level	V_{IH}	Н	0.7Vdd	-	Vdd	V	
Input Voltage "L" level	V_{IL}	L	Vss	1	0.3Vdd	V	


• Absolute Maximum Ratings For LED Backlight

Parameter	Symbol	Test condition	Min	Type	Max	Unit
LED Forward Consumption Current	\mathbf{I}_{f}	Ta=25℃	-	40	80	mA
LED Allowable Dissipation	P_{d}	Vf=4.1V	-	160	320	mW


Block Diagram



Bus Timing



Write Mode Timing Diagram



Read Mode Timing Diagram

● AC Characteristics (Vdd=2.7V~4.5V,Ta=-30~+85°C)

Mode	Characteristic	Symbol	Min.	Тур.	Max.	Unit
	E Cycle Time	$t_{\rm C}$	1000	-	_	
	E Rise/Fall Time	t_{R,t_F}	_	-	25	
	E Pulse Width (High,Low)	$t_{ m W}$	450	-	-	
Write Mode	R/W and RS Setup Time	t_{SU1}	60	-	_	ns
	R/W and RS Hold Time	t _{H1}	20	-	_	
	Data Setup Time	$t_{ m SU2}$	195	-	_	
	Data Hold Time	t _{H2}	10	-	_	
	E Cycle Time	$t_{\rm C}$	1000	-	-	
	E Rise/Fall Time	t_{R,t_F}	-	-	25	
	E Pulse Width (High,Low)	t_{W}	450	-	_	
Read Mode	R/W and RS Setup Time	$t_{ m SU}$	60	-	_	ns
	R/W and RS Hold Time	t _H	20	-	_	
	Data Output Delay Time	t_{D}	_	-	360	
	Data Hold Time	t _{DH}	5	-	_	

• Pin assignment

Pin NO.	Symbol	Fu	Function		
1	Vss				
2	Vdd	Power Supply	+5V		
3	Vo		For LCD	Variable	
4	RS	H:Data register	L:Instruction register		
5	R/W	H:Rea	H:Read L:Write		
6	Е	Read/Writ	Read/Write enable signal		
7	DB4	Da	nta Bit 4		
8	DB5	Da	ata Bit 5		
9	DB6	Da	nta Bit 6		
10	DB7	Da			
11	A]	LED+		
12	K		LED-		

• Instruction Table

T				Inst	ructi	ion C	ode				D : (:	Execution
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	Time(fosc= 270kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write"20H" to DDRAM set DDRAM address to "00H" from AC	1.53ms
Return Home	0	0	0	0	0	0	0	0	1	-	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed	1.53ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display	39 μ s
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Set display(D) cursor(C) and blinking of cursor(B) on/off	39 μ s
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	-	-	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data	39 μ s
Function Set	0	0	0	0	1	DL	N	F	-	-	Set interface data length(DL:8bit/4bit), number of display line (N:2line/1line) and,display font type F:5X11dots / 5X8dots	39 μ s
Set CGRAM Address	0	0	0		AC5						Set CGRAM address in address counter	39 µ s
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter	39 µ s
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF The contents of address counter can also be read	0 μ s
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM)	43 μ s
Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM)	43 μ s

• Instruction Description

A. Clear Display

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
RS	R/W	DB7	DB6	DB5	DB4

Clear all the display data by writing "20H"(space code) to all DDRAM address, and set DDRAM address to "00H" into AC(address counter).

Return cursor to the original status, namely, bring the cursor to the left edge on the first line of the display.

Make the entry mode increment(I/D="High").

B. Return Home

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	1	-

Set DDRAM address to "00H" into the address counter.

Return cursor to its original site and return display to its original status, if shifted.

Contents of DDRAM does not change.

C. Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
RS	R/W	DB7	DB6	DB5	DB4
0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

I/D:Increment /decrement of DDRAM address(cursor or blink)

I/D=High,cursor/blink moves to right and DDRAM address is increased by 1.

I/D=low,cursor/blink moves to left and DDRAM address is decreased by 1.

*CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

SH:Shift of entire display

When DDRAM read (CGRAM read/write) operation or SH=Low,shifting of entire display is not performed.if SH=High, and DDRAM write operation,shift of entire display is performed according to I/D value(I/D=High,shift left,I/D=Low, shift right).

D. Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	0
RS	R/W	DB7	DB6	DB5	DB4
0	0	1	D	С	В

D:Display ON/OFF control bit

When D=High, entire display is turned on.

When D=Low, display is turned off, but display data remains in DDRAM.

C:Cursor ON/OFF control bit

When C=High, cursor is turned on.

When C=Low, cursor is disappeared in current display ,but I/D register preserves its data.

B:Cursor Blink ON/OFF control bit

When B=High, cursor blink is on, which performs alternately between all the "High" data and display characters at the cursor position.

When B=Low ,blink is off.

E. Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	0	1
RS	R/W	DB7	DB6	DB5	DB4
0	0	S/C	R/L	-	-

Shifting of right/left cursor position or display without writing or reading of display data.

This instruction is used to correct or search display data.

During 2-line mode display, cursor moves to the 2nd line after the 40th digit of the 1st line.

Note that display shift is performed simultaneously in all the lines.

When displayed data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by1
0	1	Shift cursor to the right, AC is increased by1
1	0	Shift all the display to the left, cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

F. Function set

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	0	1	DL
RS	R/W	DB7	DB6	DB5	DB4
0	0	N	F	-	-

DL:Interface data length control bit

When DL=High, it means 8-bit bus mode with MPU.

When DL=Low, it means 4-bit bus mode with MPU.

When 4-bit bus mode, it needs to transfer 4-bit data twice.

N:Display line number control bit

When N=Low, 1-line display mode is set.

When N=High, 2-line display mode is set.

F:Display font type control bit

When F=Low, 5x8 dots format display mode is set.

When F=High, 5x11 dots format display mode.

G. Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4
0	0	0	1	AC5	AC4
RS	R/W	DB7	DB6	DB5	DB4
0	0	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

H. Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4
0	0	1	AC6	AC5	AC4
RS	R/W	DB7	DB6	DB5	DB4
0	0	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode(N=Low),DDRAM address is from "00H" to "4FH". In 2-line display mode(N=High),DDRAM address in the 1st line is from "00H" to "27H",and DDRAM address in the 2nd line is from "40H" to "67H".

I. Read Busy Flag & Address

RS	R/W	DB7	DB6	DB5	DB4
0	1	BF	AC6	AC5	AC4
RS	R/W	DB7	DB6	DB5	DB4
0	1	AC3	AC2	AC1	AC0

This instruction shows whether IC is in internal operation or not .

If BF is "High",internal operation is in progress and should wait until BF is to be Low,which by then the next instruction can be performed. In this instruction you can also read the value of the address counter.

J. Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4
1	0	D7	D6	D5	D4
RS	R/W	DB7	DB6	DB5	DB4
1	0	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DDRAM address set, CGRAM address set).

RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased /decreased by 1,according the entry mode.

K. Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4
1	1	D7	D6	D5	D4
RS	R/W	DB7	DB6	DB5	DB4
1	1	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not yet determined. If RAM data is read several times without RAM address instructions set before read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM

address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode.

After CGRAM read operation, display shift may not be executed correctly.

Note:In case of RAM write operation,AC is increased/decreased by 1 as in read operation.

At this time,AC indicates the next address position, but only the previous data can be read by the read instruction.

Relationship between Character Code and CGRAM

CGRAM Data Pattern
0 P7 P6 P5 P4 P3 P2 P1 P0 number
x x x 0 1 1 1 0 pattern 1
x x x 1 0 0 0 1
) x x x 1 0 0 0 1
x x x 0 0 0 0 0
0 x x x 1 0 0 0 1 pattern8
) x x x 1 0 0 0 1
x x x 1 1 1 1 1
x x x 1 0 0 0 1
x x x 1 0 0 0 1
x x x 1 0 0 0 1
x x x 0 0 0 0 0

Display Data RAM(DDRAM)

DDRAM stores display data of maximum 80x8 bits(80 characters).


DDRAM address is set in the address counter(AC) as a hexadecimal number

MSB						LSB
AC6	AC5	AC4	AC3	AC2	AC1	AC0

Reflector of Screen and DDRAM Address

Disp position	1	2	3	4	5	6) ! !		[
DDRAM addr	00	01	02	03	04	05	06	 1F	 26	27
Disp position	7	8	9	10	11	12		i !		
DDRAM addr	40	41	42	43	44	45	46	 5F	 66	67

• Initializing Flowchart(Condition:fosc=270KHZ)



	Function set										
RS	RS R/W DB7 DB6 DB5 DB4										
0	0	0	0	1	0						
0	0	0	0	1	0						
0	0	N	F	X	X						

Wait for more than 39 μ s

Display ON/OFF Control										
RS R/W DB7 DB6 DB5 DB4										
0	0	0	0	0						
0	1	D	С	В						
			T * T							

Wait for more than 39 µ s

· · · · · · · · · · · · · · · · · · ·											
Display Clear											
RS R/W DB7 DB6 DB5 DB4											
0	0	0	0	0	0						
0	0	0	0	0	1						

Wait for more than 1.53mS

Entry Mode Set											
RS	R/W DB7 DB6 DB5 DB4										
0	0	0	0	0	0						
0	0	0	1	I/D	SH						
Initialization End											

N	0	1-line mode						
	1	2-line mode						

E	0	5x8 Dots					
1	1	5x11 Dots					

D	0	Display off					
	1	Display on					

C	0	Cursor off					
C	1	Cursor on					

В	0	Blink off
Ъ	1	Blink on

I/D	0	Decrement mode
	1	Increment mode

SH	0	Entire shift off
	1	Entire shift on

• Programm Example

MOV R0,#0C0H

LCALL WRITE

```
INIT:
    LCALL T3
                   ;DELAY 30mS
    CLR RS
    CLR R/W
    MOV A,#20H
    MOV P1,A
    SETB E
    LCALL T1
    CLR E
    MOV R0,#28H
                   ;SET 2LINE MODE,5X8DOTS
    LCALL WRITE
    LCALL T2
                   ;DELAY 39 µ s
    MOV R0,#0CH
                   ;DISPLAY ON
    LCALL WRITE
    LCALL T2
                   ;DELAY 39 µ s
                   ;DISPLAY CLEAR
    MOV R0,#01H
    LCALL WRITE
    LCALL T4
                   ;DELAY 1.53ms
    MOV R0,#06H
                   :SET INCREMENT MODE
    LCALL WRITE
    LCALL T2
                   ;DELAY 39 µ s
    MOV R0,#03H
                   ;RETURN HOME
    LCALL WRITE
    LCALL T2
                   ;DELAY 39 µ s
MAIN:
    MOV DPTR,#TAB1
    MOV R0,#80H
                   ;SET DDRAM ADDRESS TO "00H"
    LCALL WRITE
    SETB RS
    MOV R3,#06H
                   ;WRITE TAB1 TO DDRAM FROM "00H" TO "05H"
WD1:CLR A
    MOVC A,@A+DPTR
    MOV RO,A
    LCALL WRITE
    INC DPTR
    DJNZ R3,WD1
    MOV DPTR,#TAB1
```

;SET DDRAM ADDRESS TO "40H"

SETB RS

MOV R3,#06H ;WRITE TAB1 TO DDRAM FROM "40H" TO "45H"

WD2:CLR A

MOVC A,@A+DPTR

MOV R0,A

LCALL WRITE

INC DPTR

DJNZ R3,WD2

WRITE:

MOV A,R0

MOV P1,A

SETB E

LCALL T1

CLR E

LCALL T5

MOV A,R0

SWAP A

MOV P1,A

SETB E

LCALL T1

CLR E

LCALL T5

RET

END

• Character Generator ROM

Upper 4bit																
Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	ннгн	HHHL	нннн
LLLL	CG RAM (1)															
LLLH	(2)															
LLHL	(3)															
LLHH	(4)															
LHLL	(5)															
LHLH	(6)															
LHHL	(7)															
LННН	(8)															
HLLL	(1)															
HLLH	(2)															
HLHL	(3)															
нгнн	(4)															
HHLL	(5)															
ннгн	(6)															
HHHL	(7)															
нннн	(8)															

Extenal Dimension

