
I²C Bus I/O Expander

The JLC1562B facilitates easy I2C Bus expandibility. Multiple devices (up to 8 on the same I2C Bus) are easily added as each device has its own selectable 3-bit address. The JLC1562B provides an 8-bit bidirectional input/output port and 6-bit resolution Digital to Analog Converter. The voltage on pins P0-P4 is compared with a controllable threshold voltage and the results are readable through the I2C Bus.

I2C Bus interface pins SDA, SCL and A0-A2 are; Serial Data, Serial Clock and Device Address respectively. External interface pins are P0-P7 and VDAC; I/O Port and D/A output.

Features

- Low Power Dissipation
- I2C-Bus Format (2-Wire Type; SDA, SCL) Data Transfer
- 6-bit DAC
- Bus Address Selectable (3-bit)
- Address Input Pins are Pulled Up to Vdd with Internal Resistor
- I/O Pins are Open Drain Outputs
- 5 Comparators at Inputs
- Inputs Protected from External Bus Currents in Power Down Mode



NOTE: Internal Power On Reset sets P0 \sim P7 low, sets VDAC to 1/80 V_{DD} and selects 1/2 V_{DD} for Comparator "B" threshold.

Figure 1. Block Diagram




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



PDIP-16 N SUFFIX CASE 648





EIAJ-16 F SUFFIX CASE 966



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week


PIN ASSIGNMENT

A0 [1 ●	16] V _{DD}
A1 [2	15] SDA
A2 [3	14] SCL
P0 [4	13	VDAC
P1 [5	12] P7
P2 [6	11] P6
P3 [7	10] P5
V _{SS} [8	9] P4

PIN LIST					
A0-A2	Chip Address Input				
P0-P4 Comparator Input / Open Drain Output					
P5-P7	Comparator Input / Open Drain Output				
SCL	Serial Clock Input				
SDA	I2C Data Output				
VDAC	DAC Output				

ORDERING INFORMATION

Device	Package	Shipping
JLC1562BN	PDIP-16	500 / Unit Pak
JLC1562BF	EIAJ-16	50 Units / Rail
JLC1562BFEL	EIAJ-16	2000 Units / Reel



MAXIMUM RATINGS (Referenced to GND)

Symbol	Parameter	Value	Unit
V_{dd}	DC Supply Voltage	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage	– 0.5 to V _{dd} + 0.5	V
V _{out}	DC Output Voltage	– 0.5 to V _{dd} + 0.5	V
I	DC Input/Output Current (per Pin)	25	mA
IDD	DC Supply Current (VDD and GND Pins)	75	mA
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	300	°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{dd}	DC Supply Voltage	4.2	6.0	V
V _{in} , V _{out}	DC Input Voltage	0.0	V_{dd}	V
T _A	Operating Temperature	- 40	+ 85	°C

DC CHARACTERISTICS (Referenced to V_{ss})

		Guarant	eed Limit	
Symbol	/mbol Parameter		Max	Unit
V _{IH}	Maximum Input Voltage, "H"	0.7 V _{dd}	-	V
V_{IL}	Maximum Input Voltage, "L"	-	0.3 V _{dd}	V
V _{OL}	Maximum Output Voltage, "L" (I _{out} = 4mA)	-	0.3	V
I _{in}	Maximum Input Leakage Current (V _{in} = V _{dd} or V _{ss} , SCL pin only)	-	± 1.0	μΑ
l _{oz}	Maximum Output Hi-Z Leakage Current (Output = High Impedance; Vout = Vdd)	-	± 5.0	μΑ
C _{in}	Maximum Input Capacitance (Input Pin)	-	10	pF
C _{out}	Maximum Output Capacitance (Output Pin)	-	15	pF
C _{i/o}	Maximum I/O Capacitance (I/O Pin)	=	15	pF
V _{ICR}	Comparator Common Mode Input Voltage Range	0	V _{dd} - 1.5	V
I _{CC}	Maximum Quiescent Supply Current (per Package)	-	5.0	mA

COMPARATOR AC CHARACTERISTICS


			Guaranteed Limit			
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
t _{PD}	Maximum Propagation Delay	V _{ref} = 1.5V, 10mV overdrive	-	1.0	-	μS
		V _{ref} = 1.5V, 100mV overdrive	-	0.2	-	μS

DA COMPARATOR CHARACTERISTICS


	Guaranteed Limit		nit		
Symbol	Parameter	Min	Тур	Max	Unit
DNL	DAC Referential NON-Linearity		±1/4 LSB		
e _{FS}	DAC Full Scale Error			±1 LSB	
e _{ZC}	DAC Zero Scale Error			±1 LSB	

TIMING CHARACTERISTICS

		Guarante		
Symbol	Symbol Parameter		Max	Unit
f _{CL}	SCL CLOCK Frequency	0	100	kHz
t _{BUF}	BUS Free Time (Between "STOP" and "START")	4.7	-	μs
t _{HD:STA}	HOLD Time for "START"	4.0	-	μs
t _{LOW}	HOLD Time at SCL CLOCK LOW	4.7	-	μs
t _{HIGH}	HOLD Time at SCL CLOCK HI	4.0	-	μs
t _{HD:DAT}	DATA HOLD Time	0	-	μs
t _{SU:DAT}	DATA SETUP Time	250	-	ns
t _R	Rise Time (SDA and SCL)	=	1000	ns
t _F	Fall Time (SDA and SCL)	-	300	ns
t _{SU:STO}	SETUP Time for "STOP"	4.0	-	μs



READ / WRITE MODES



The JLC1562B Supports the following types of Bus Cycles

1.) WRITE MODE (A)

s	Slave Address & R/W	SACK	Write Data (1)	SACK	Р	
---	---------------------	------	----------------	------	---	--

2.) WRITE MODE (B)

s	Slave Address & R/W	SACK	Write Data (1)	SACK	Write Data (2)	SACK	Р	

3.) READ MODE (A)

S	Slave Address & R/W	SACK	Read Data	MACK	Р	
---	---------------------	------	-----------	------	---	--

4.) READ MODE (B)

s	Slave Address & R/W	SACK	Read Data (1)	MACK	Read Data (2)	MACK	Read Data (3)	MACK	•••	Р	
			, ,		, ,		, ,				

S = START Condition

SACK = Slave Acknowledgement

MACK = Master Acknowledgement

P = STOP Condition

READ WRITE DATA FORMAT






Slave Address	A0 - A2	I/O Expander Device Address (Pins A0 - A2)			
	A3 - A6	A6 A5 A4 A3 is hard wired as 0 1 1 1			
	R/W	1 : READ ADDRESS			
Read Data D5 - D7		Output of Comparator "A". $(V_{th} = 1/2 V_{DD})$			
D0 - D4		Output of Comparator "B". ($V_{th} = 1/2 \ V_{DD} \ OR \ V_{DAC}$) READ LATCH Bit Controls when Data Will Be Latched.			


<<WRITE MODE>>



Slave Address	A0 - A2	I/O Expander Device Address (Pins A0 - A2)
	A3 - A6	A6 A5 A4 A3 is hard wired as 0 1 1 1
	R/W	0 : WRITE ADDRESS
Write Data (1)	D0 - D7	Device Pins P0 to P7 Output Bits.
Write Data (2)	D7	READ LATCH CONTROL Latch Control of Signals C0 - C4 in the Device BLOCK DIAGRAM
		O: Data is latched at the ACK after a READ COMMAND. 1: Data is latched when Comparator "B" switches from 0 to 1. (switch point is controlled by V _{th} .) Data is reset at the ACK after a READ COMMAND.
	D6	COMPARATOR "B" V _{ref} Control Bit
		$0: V_{ref} = \frac{40}{80} V_{DD}$
		1: V _{ref} = V _{DAC}
	D0 - D5	DAC Input Bits



PACKAGE DIMENSIONS



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
С	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.040	0.070	1.02	1.77		
G	0.	100 BSC	2.54 BSC			
Н	0.	050 BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
M	0°	10°	0°	10°		
S	0.020	0.040	0.51	1.01		

EIAJ-16 **F SUFFIX** CASE 966-01 **ISSUE O**



- IOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- PER SIDE.
 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α		2.05		0.081		
A ₁	0.05	0.20	0.002	0.008		
b	0.35	0.50	0.014	0.020		
С	0.18	0.27	0.007	0.011		
D	9.90	10.50	0.390	0.413		
Е	5.10	5.45	0.201	0.215		
е	1.27	BSC	0.050 BSC			
HE	7.40	8.20	0.291	0.323		
L	0.50	0.85	0.020	0.033		
LE	1.10	1.50	0.043	0.059		
M	0 °	10°	0 °	10°		
Q ₁	0.70	0.90	0.028	0.035		
Z		0.78		0.031		

NOTE: The "E" in this Publication Order Number denotes English version. The Japanese version of this document is available from Japan as JLC1562B/D

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax**: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.