FAIRCHILD SEMICONDUCTOR™

JANSR2N7404

Formerly FSF9250R4

June 1998

15A, -200V, 0.290 Ohm, Rad Hard, P-Channel Power MOSFET

Features

- **15A, -200V, $r_{DS(ON)}$ = 0.290Ω**
- **Total Dose**
  - **Meets Pre-RAD Specifications to 100K RAD (Si)**
- **Single Event**
  - **Safe Operating Area Curve for Single Event Effects**
  - **SEE Immunity for LET of 36MeV/mg/cm^2 with V_{DS} up to 80% of Rated Breakdown and V_{GS} of 10V Off-Bias**
- **Dose Rate**
  - **Typically Survives 3E9 RAD (Si)/s at 80% BV_{DSS}**
  - **Typically Survives 2E12 if Current Limited to I_{DM}**
- **Photo Current**
  - **12nA Per-RAD(Si)/s Typically**
- **Neutron**
  - **Maintain Pre-RAD Specifications for 1E13 Neutrons/cm^2**
  - **Usable to 1E14 Neutrons/cm^2**

Ordering Information

PART NUMBER	PACKAGE	BRAND
JANSR2N7404	TO-254AA	JANSR2N7404

Die Family TA17757.

MIL-PRF-19500/633.

Description

The Discrete Products Operation of Intersil Corporation has developed a series of Radiation Hardened MOSFETs specifically designed for commercial and military space applications. Enhanced Power MOSFET immunity to Single Event Effects (SEE), Single Event Gate Rupture (SEGR) in particular, is combined with 100K RADS of total dose hardness to provide devices which are ideally suited to harsh space environments. The dose rate and neutron tolerance necessary for military applications have not been sacrificed.

The Intersil portfolio of SEGR resistant radiation hardened MOSFETs includes N-Channel and P-Channel devices in a variety of voltage, current and on-resistance ratings. Numerous packaging options are also available.

This MOSFET is an enhancement-mode silicon-gate power field-effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to be radiation tolerant. The MOSFET is well suited for applications exposed to radiation environments such as switching regulation, switching converters, motor drives, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits.

Also available at other radiation and screening levels. See us on the web, Intersil's home page: http://www.intersil.com. Contact your local Intersil Sales Office for additional information.

Symbol



Package

TO-254AA



CAUTION: Beryllia Warning per MIL-S-19500 refer to package specifications.

©2001 Fairchild Semiconductor Corporation

Absolute Maximum Ratings $T_C = 25^oC$, Unless Otherwise Specified

		JANSR2N7404	UNITS
Drain to Source Voltage	V_{DS}	-200	V
Drain to Gate Voltage (R_{GS} = 20kΩ)	V_{DGR}	-200	V
Continuous Drain Current			
$T_C = 25^oC$	I_D	15	A
$T_C = 100^oC$	I_D	9	A
Pulsed Drain Current	I_{DM}	45	A
Gate to Source Voltage	V_{GS}	±20	V
Maximum Power Dissipation			
$T_C = 25^oC$	P_T	125	W
$T_C = 100^oC$	P_T	50	W
Linear Derating Factor		1.00	$W/^oC$
Single Pulsed Avalanche Current, L = 100μH, (See Test Figure)	I_{AS}	45	A
Continuous Source Current (Body Diode)	I_S	15	A
Pulsed Source Current (Body Diode)	I_{SM}	45	A
Operating and Storage Temperature	T_J, T_{STG}	-55 to 150	^oC
Lead Temperature (During Soldering) (Distance >0.063in (1.6mm) from Case, 10s Max)	T_L	300	^oC
Weight (Typical)		9.3	g

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications $T_C = 25^oC$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV_{DSS}	I_D = 1mA, V_{GS} = 0V		-200	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$, I_D = 1mA	$T_C = -55^oC$	-	-	-7.0	V
			$T_C = 25^oC$	-2.0	-	-6.0	V
			$T_C = 125^oC$	-1.0	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = -160V, V_{GS} = 0V	$T_C = 25^oC$	-	-	25	μA
			$T_C = 125^oC$	-	-	250	μA
Gate to Source Leakage Current	I_{GSS}	V_{GS} = ±20V	$T_C = 25^oC$	-	-	100	nA
			$T_C = 125^oC$	-	-	200	nA
Drain to Source On-State Voltage	$V_{DS(ON)}$	V_{GS} = -12V, I_D = 15A		-	-	-4.57	V
Drain to Source On Resistance	$r_{DS(ON)12}$	I_D = 9A, V_{GS} = -12V	$T_C = 25^oC$	-	0.210	0.290	Ω
			$T_C = 125^oC$	-	-	0.513	Ω
Turn-On Delay Time	$t_{d(ON)}$	V_{DD} = -100V, I_D = 15A, R_L = 6.67Ω, V_{GS} = -12V, R_{GS} = 4.7Ω		-	-	120	ns
Rise Time	t_r			-	-	160	ns
Turn-Off Delay Time	$t_{d(OFF)}$			-	-	280	ns
Fall Time	t_f			-	-	120	ns
Total Gate Charge (Not on Slash Sheet)	$Q_{g(TOT)}$	V_{GS} = 0V to -20V	V_{DD} = -100V, I_D = 15A	-	-	240	nC
Gate Charge at 12V	$Q_{g(12)}$	V_{GS} = 0V to -12V		-	120	150	nC
Threshold Gate Charge (Not on Slash Sheet)	$Q_{g(TH)}$	V_{GS} = 0V to -2V		-	-	9.8	nC
Gate Charge Source	Q_{gs}			-	22	32	nC
Gate Charge Drain	Q_{gd}			-	49	67	nC
Thermal Resistance Junction to Case	$R_{\theta JC}$			-	-	1.00	$^oC/W$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	-	48	$^oC/W$

©2001 Fairchild Semiconductor Corporation

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V_{SD}	I_{SD} = 15A	-0.6	-	-1.8	V
Reverse Recovery Time	t_{rr}	I_{SD} = 15A,dI_{SD}/dt = 100A/µs	-	-	300	ns

Electrical Specifications up to 100K RAD $T_C = 25^oC$, Unless Otherwise Specified

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Drain to Source Breakdown Volts	(Note 3)	BV_{DSS}	V_{GS} = 0, I_D = 1mA	-200	-	V
Gate to Source Threshold Volts	(Note 3)	$V_{GS(TH)}$	V_{GS} = V_{DS}, I_D = 1mA	-2.0	-6.0	V
Gate to Body Leakage	(Notes 2, 3)	I_{GSS}	V_{GS} = ±20V, V_{DS} = 0V	-	100	nA
Zero Gate Leakage	(Note 3)	I_{DSS}	V_{GS} = 0, V_{DS} = -160V	-	25	µA
Drain to Source On-State Volts	(Notes 1, 3)	$V_{DS(ON)}$	V_{GS} = -12V, I_D = 15A	-	-4.57	V
Drain to Source On Resistance	(Notes 1, 3)	$r_{DS(ON)12}$	V_{GS} = -12V, I_D = 9A	-	0.290	Ω

NOTES:

1. Pulse test, 300µs Max.
2. Absolute value.
3. Insitu Gamma bias must be sampled for both V_{GS} = -12V, V_{DS} = 0V and V_{GS} = 0V, V_{DS} = 80% BV_{DSS}.

Single Event Effects (SEB, SEGR) (Note 4)

TEST	SYMBOL	ENVIRONMENT (NOTE 5)			APPLIED V_{GS} BIAS (V)	(NOTE 6) MAXIMUM V_{DS} BIAS (V)
		ION SPECIES	TYPICAL LET (MeV/mg/cm)	TYPICAL RANGE (µ)		
Single Event Effects Safe Operating Area	SEESOA	Ni	26	43	20	-200
		Br	37	36	5	-200
		Br	37	36	10	-160
		Br	37	36	15	-100
		Br	37	36	20	-40

NOTES:

4. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN.
5. Fluence = 1E5 ions/cm^2 (typical), $T_C = 25^oC$.
6. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).

©2001 Fairchild Semiconductor Corporation

Typical Performance Curves Unless Otherwise Specified



FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA



FIGURE 2. DRAIN INDUCTANCE REQUIRED TO LIMIT GAMMA DOT CURRENT TO I_{AS}



FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE



FIGURE 4. FORWARD BIAS SAFE OPERATING AREA

©2001 Fairchild Semiconductor Corporation

Typical Performance Curves Unless Otherwise Specified (Continued)



FIGURE 5. BASIC GATE CHARGE WAVEFORM



FIGURE 6. NORMALIZED $r_{DS(ON)}$ vs JUNCTION TEMPERATURE



FIGURE 7. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE



FIGURE 8. UNCLAMPED INDUCTIVE SWITCHING

©2001 Fairchild Semiconductor Corporation

Test Circuits and Waveforms



FIGURE 9. UNCLAMPED ENERGY TEST CIRCUIT



FIGURE 10. UNCLAMPED ENERGY WAVEFORMS



FIGURE 11. RESISTIVE SWITCHING TEST CIRCUIT



FIGURE 12. RESISTIVE SWITCHING WAVEFORMS

©2001 Fairchild Semiconductor Corporation

Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

Delta Tests and Limits (JANS) $T_C = 25^oC$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate to Source Leakage Current	I_{GSS}	V_{GS} = ±20V	±20 (Note 7)	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = 80% Rated Value	±25 (Note 7)	µA
On Resistance	$r_{DS(ON)}$	$T_C = 25^oC$ at Rated I_D	±20% (Note 8)	Ω
Gate Threshold Voltage	$V_{GS(TH)}$	I_D = 1.0mA	±20% (Note 8)	V

NOTES:

7. Or 100% of Initial Reading (whichever is greater).
8. Of Initial Reading.

Screening Information

TEST	JANS
Gate Stress	V_{GS} = -30V, t = 250µs
Pind	Required
Pre Burn-In Tests (Note 9)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25^oC)
Steady State Gate Bias (Gate Stress)	MIL-STD-750, Method 1042, Condition B V_{GS} = 80% of Rated Value, $T_A = 150^oC$, Time = 48 hours
Interim Electrical Tests (Note 9)	All Delta Parameters Listed in the Delta Tests and Limits Table
Steady State Reverse Bias (Drain Stress)	MIL-STD-750, Method 1042, Condition A V_{DS} = 80% of Rated Value, $T_A = 150^oC$, Time = 240 hours
PDA	5%
Final Electrical Tests (Note 9)	MIL-S-19500, Group A, Subgroups 2 and 3

NOTE:

9. Test limits are identical pre and post burn-in.

Additional Screening Tests

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safe Operating Area	SOA	V_{DS} = -160V, t = 10ms	2.91	A
Unclamped Inductive Switching	I_{AS}	$V_{GS(PEAK)}$ = -15V, L = 0.1mH	45	A
Thermal Response	ΔV_{SD}	t_H = 100ms; V_H = -25V; I_H = 4A	136	mV
Thermal Impedance	ΔV_{SD}	t_H = 500ms; V_H = -25V; I_H = 4A	187	mV

©2001 Fairchild Semiconductor Corporation

Rad Hard Data Packages - Intersil Power Transistors

1. JANS Rad Hard - Standard Data Package
   - A. Certificate of Compliance
   - B. Serialization Records
   - C. Assembly Flow Chart
   - D. SEM Photos and Report
   - E. Preconditioning — Attributes Data Sheet; Hi-Rel Lot Traveler; HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data; HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data
   - F. Group A - Attributes Data Sheet
   - G. Group B - Attributes Data Sheet
   - H. Group C - Attributes Data Sheet
   - I. Group D - Attributes Data Sheet

2. JANS Rad Hard - Optional Data Package
   - A. Certificate of Compliance
   - B. Serialization Records
   - C. Assembly Flow Chart
   - D. SEM Photos and Report
   - E. Preconditioning
     - Attributes Data Sheet
     - Hi-Rel Lot Traveler
     - HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
     - HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data
     - X-Ray and X-Ray Report
   - F. Group A
     - Attributes Data Sheet
     - Hi-Rel Lot Traveler
     - Subgroups A2, A3, A4, A5 and A7 Data
   - G. Group B
     - Attributes Data Sheet
     - Hi-Rel Lot Traveler
     - Subgroups B1, B3, B4, B5 and B6 Data
   - H. Group C
     - Attributes Data Sheet
     - Hi-Rel Lot Traveler
     - Subgroups C1, C2, C3 and C6 Data
   - I. Group D
     - Attributes Data Sheet
     - Hi-Rel Lot Traveler
     - Pre and Post Radiation Data

©2001 Fairchild Semiconductor Corporation

TO-254AA

3 LEAD JEDEC TO-254AA HERMETIC METAL PACKAGE



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.249	0.260	6.33	6.60	-
A_1	0.040	0.050	1.02	1.27	-
Øb	0.035	0.045	0.89	1.14	2, 3
D	0.790	0.800	20.07	20.32	-
E	0.535	0.545	13.59	13.84	-
e	0.150 TYP		3.81 TYP		4
e_1	0.300 BSC		7.62 BSC		4
H_1	0.245	0.265	6.23	6.73	-
J_1	0.140	0.160	3.56	4.06	4
L	0.520	0.560	13.21	14.22	-
ØP	0.139	0.149	3.54	3.78	-
Q	0.110	0.130	2.80	3.30	-

NOTES:

1. These dimensions are within allowable dimensions of Rev. A of JEDEC outline TO-254AA dated 11-86.
2. Add typically 0.002 inches (0.05mm) for solder coating.
3. Lead dimension (without solder).
4. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
5. Die to base BeO isolated, terminals to case ceramic isolated.
6. Controlling dimension: Inch.
7. Revision 1 dated 1-93.

WARNING!

BERYLLIA WARNING PER MIL-S-19500

Packages containing beryllium oxide (BeO) shall not be ground, machined, sandblasted, or subject to any mechanical operation which will produce dust containing any beryllium compound. Packages containing any beryllium compound shall not be subjected to any chemical process (etching, etc.) which will produce fumes containing beryllium or its' compounds.

©2001 Fairchild Semiconductor Corporation

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST ®	PACMAN™	SuperSOT™-3
Bottomless™	FASTr™	POP™	SuperSOT™-6
CoolFET™	GlobalOptoisolator™	PowerTrench ®	SuperSOT™-8
CROSSVOLT™	GTO™	QFET™	SyncFET™
DenseTrench™	HiSeC™	QS™	TinyLogic™
DOME™	ISOPLANAR™	QT Optoelectronics™	UHC™
EcoSPARK™	LittleFET™	Quiet Series™	UltraFET®
E^2CMOS^{TM}	MicroFET™	SILENT SWITCHER ®	VCX™
EnSigna™	MICROWIRE™	SMART START™	
FACT™	OPTOLOGIC™	Star* Power™	
FACT Quiet Series™	OPTOPLANAR™	Stealth™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.