

# JANSR2N7298 Formerly FRF450R4

Data Sheet November 1998 File Number 4290

# Radiation Hardened, N-Channel Power MOSFET

The Intersil has designed a series of SECOND GENERATION hardened power MOSFETs of both N-Channel and P-Channel enhancement types with ratings from 100V to 500V, 1A to 60A, and on resistance as low as  $25 m \Omega$ . Total dose hardness is offered at 100K RAD (Si) and 1000K RAD (Si) with neutron hardness ranging from 1E13 for 500V product to 1E14 for 100V product. Dose rate hardness (GAMMA DOT) exists for rates to 1E9 without current limiting and 2E12 with current limiting.

This MOSFET is an enhancement-mode silicon-gate power field effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to exhibit minimal characteristic changes to total dose (GAMMA) and neutron (n<sup>o</sup>) exposures. Design and processing efforts are also directed to enhance survival to dose rate (GAMMA DOT) exposure.

Also available at other radiation and screening levels. See us on the web, Intersil's home page: http://www.intersil.com. Contact your local Intersil Sales Office for additional information.

# **Ordering Information**

PART NUMBER	PART NUMBER PACKAGE	
JANSR2N7298	TO-254AA	JANSR2N7298

Die family TA17655.

MIL-PRF-19500/605.

#### **Features**


- 9A, 500V,  $r_{DS(ON)} = 0.615\Omega$
- Total Dose
  - Meets Pre-RAD Specifications to 100K RAD (Si)
- · Dose Rate
  - Typically Survives 3E9 RAD (Si)/s at 80% BV<sub>DSS</sub>
  - Typically Survives 2E12 if Current Limited to I<sub>DM</sub>
- Photo Current
  - 30nA Per-RAD(Si)/s Typically
- Neutron
  - Maintain Pre-RAD Specifications . . . . . for 3E12 Neutrons/cm<sup>2</sup>
  - Usable to 3E13 Neutrons/cm<sup>2</sup>

## Symbol



### **Package**

TO-254AA



CAUTION: Beryllia Warning per MIL-S-19500 refer to package specifications.

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	JANSR2N7298	UNITS
Drain to Source Voltage	500	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ )	500	V
Continuous Drain Current		
$T_C = 25^{\circ}C$ $I_D$	9	Α
$T_C = 100^{\circ}C$	6	Α
Pulsed Drain Current	27	Α
Gate to Source VoltageV <sub>GS</sub>	±20	V
Maximum Power Dissipation		
$T_C = 25^{\circ}C$ $P_T$	125	W
$T_C = 100^{\circ}C$ $P_T$	50	W
Derated Above 25°C	1.00	W/°C
Single Pulsed Avalanche Current, L = 100μH, (See Test Figure)	27	Α
Continuous Source Current (Body Diode)	9	Α
Pulsed Source Current (Body Diode)	27	Α
Operating and Storage Temperature	-55 to 150	οС
Lead Temperature (During Soldering)	300	oC
Weight (Typical)	9.3	g

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CO	NDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_D = 1 \text{mA}, V_{GS} = 0 \text{V}$	,	500	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	$T_{C} = -55^{\circ}C$	-	-	5.0	V
		$I_D = 1mA$	$T_C = 25^{\circ}C$	2.0	-	4.0	V
			$T_{C} = 125^{\circ}C$	1.0	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 400V,	T <sub>C</sub> = 25°C	-	-	25	μΑ
		V <sub>GS</sub> = 0V	$T_{C} = 125^{\circ}C$	-	-	250	μΑ
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V	$T_{C} = 25^{\circ}C$	-	-	100	nA
			$T_{C} = 125^{\circ}C$			200	nA
Drain to Source On-State Voltage	V <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 9A				5.81	V
On Resistance	r <sub>DS(ON)</sub>		T <sub>C</sub> = 25°C	-	-	0.615	Ω
		V <sub>GS</sub> = 10V	$T_{C} = 125^{\circ}C$	-	-	1.60	Ω
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 250V, I_D = 9A,$ $R_L = 27.8\Omega, V_{GS} = 10V,$ $R_{GS} = 25\Omega$		-	-	148	ns
Rise Time	t <sub>r</sub>			-	-	196	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	11GS = 2032		-	-	800	ns
Fall Time	t <sub>f</sub>			-	-	180	ns
Total Gate Charge	Q <sub>g(TOT)</sub>	V <sub>GS</sub> = 0V to 20V	V <sub>DD</sub> = 250V,	-	-	486	nC
Gate Charge at 10V	Q <sub>g(10)</sub>	V <sub>GS</sub> = 0V to 10V	$I_D = 5A,$ $R_1 = 27.8\Omega$	-	-	264	nC
Threshold Gate Charge	Q <sub>g(TH)</sub>	V <sub>GS</sub> = 0V to 2V	11[ - 27.052	-	-	16	nC
Gate Charge Source	Q <sub>gs</sub>			-	-	56	nC
Gate Charge Drain	Q <sub>gd</sub>			-	-	126	nC
Thermal Resistance Junction to Case	$R_{\theta JC}$		•	-	-	1.0	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	-	48	°C/W

# **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 9A	0.6	-	1.8	V
Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 9A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	3000	ns

Electrical Specifications up to 100K RAD  $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Drain to Source Breakdown Volts	(Note 3)	BV <sub>DSS</sub>	$V_{GS} = 0$ , $I_D = 1mA$	500	-	V
Gate to Source Threshold Volts	(Note 3)	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 1mA$	2.0	4.0	V
Gate to Body Leakage	(Notes 2, 3)	I <sub>GSS</sub>	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	100	nA
Zero-Gate Leakage	(Note 3)	I <sub>DSS</sub>	$V_{GS} = 0, V_{DS} = 400V$	-	25	μΑ
Drain to Source On-State Volts	(Notes 1, 3)	V <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 9A	-	5.81	V
Drain to Source On Resistance	(Notes 1, 3)	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 6A	-	0.615	Ω

#### NOTES:

- 1. Pulse test, 300µs max.
- 2. Absolute value.
- 3. Insitu Gamma bias must be sampled for both  $V_{GS}$  = 10V,  $V_{DS}$  = 0V and  $V_{GS}$  = 0V,  $V_{DS}$  = 80% BV<sub>DSS</sub>.

# Typical Performance Curves Unless Otherwise Specified




FIGURE 1. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 2. FORWARD BIAS SAFE OPERATING AREA




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE

### Test Circuits and Waveforms




FIGURE 4. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 5. UNCLAMPED ENERGY WAVEFORMS




FIGURE 6. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 7. RESISTIVE SWITCHING WAVEFORMS




FIGURE 8. BASIC GATE CHARGE WAVEFORM

# Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

**Delta Tests and Limits (JANS)**  $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V	±20 (Note 4)	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 80% Rated Value	±25 (Note 4)	μА
On Resistance	r <sub>DS(ON)</sub>	T <sub>C</sub> = 125°C at Rated I <sub>D</sub>	±20% (Note 5)	Ω
Gate Threshold Voltage	V <sub>GS(TH)</sub>	I <sub>D</sub> = 1.0mA	±20% (Note 5)	V

#### NOTES:

- 4. Or 100% of Initial Reading (whichever is greater).
- 5. Of Initial Reading.

# **Screening Information**

TEST	JANS	
Gate Stress	$V_{GS} = 30V, t = 250\mu s$	
Pind	Required	
PDA	5%	
Pre Burn-In Tests (Note 6)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)	
Steady State Gate Bias (Gate Stress)	MIL-STD-750, Method 1042, Condition B $V_{GS}$ = 80% of Rated Value, $T_A$ = 150°C, Time = 48 hours	
Interim Electrical Tests (Note 6)	All Delta Parameters Listed in the Delta Tests and Limits Table	
Steady State Reverse Bias (Drain Stress)	MIL-STD-750, Method 1042, Condition A $V_{DS} = 80\%$ of Rated Value, $T_A = 150^{\circ}$ C, Time = 240 hours	
Final Electrical Tests (Note 6)	MIL-S-19500, Group A, Subgroups 2 and 3	

#### NOTE:

### **Additional Screening Tests**

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safe Operating Area	SOA V <sub>DS</sub> = 200V, t = 10ms		1.25	Α
Unclamped Inductive Switching	I <sub>AS</sub>	V <sub>GS(PEAK)</sub> = 15V, L = 0.1mH	27	А
Thermal Response	ΔV <sub>SD</sub>	t <sub>H</sub> = 100ms; V <sub>H</sub> = 25V; I <sub>H</sub> = 4A	136	mV
Thermal Impedance	ΔV <sub>SD</sub>	t <sub>H</sub> = 500ms; V <sub>H</sub> = 25V; I <sub>H</sub> = 4A	187	mV

<sup>6.</sup> Test limits are identical pre and post burn-in.

### Rad Hard Data Packages - Intersil Power Transistors

#### 1. JANS Rad Hard - Standard Data Package


- A. Certificate of Compliance
- B. Serialization Records
- C. Assembly Flow Chart
- D. SEM Photos and Report
- E. Preconditioning Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - HTRB Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
  - HTRB Hi Temp Drain Stress Post Reverse Bias Delta Data
- F. Group A
   G. Group B
   H. Group C
   I. Group D
   Attributes Data Sheet
   Attributes Data Sheet
   Attributes Data Sheet

#### 2. JANS Rad Hard - Optional Data Package

- A. Certificate of Compliance
- B. Serialization Records
- C. Assembly Flow Chart
- D. SEM Photos and Report
- E. Preconditioning Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - HTRB Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
  - HTRB Hi Temp Drain Stress Post Reverse Bias Delta Data
  - X-Ray and X-Ray Report
- F. Group A Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Subgroups A2, A3, A4, A5 and A7 Data
- G. Group B Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Subgroups B1, B3, B4, B5 and B6 Data
- H. Group C Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Subgroups C1, C2, C3 and C6 Data
- I. Group D Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Pre and Post Radiation Data

#### TO-254AA

#### 3 LEAD JEDEC TO-254AA HERMETIC METAL PACKAGE



	INCHES		MILLIM	ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.249	0.260	6.33	6.60	-
A <sub>1</sub>	0.040	0.050	1.02	1.27	-
Øb	0.035	0.045	0.89	1.14	2, 3
D	0.790	0.800	20.07	20.32	-
E	0.535	0.545	13.59	13.84	-
е	0.150 TYP		3.81	TYP	4
e <sub>1</sub>	0.300	) BSC	7.62	BSC	4
H <sub>1</sub>	0.245	0.265	6.23	6.73	-
J <sub>1</sub>	0.140	0.160	3.56	4.06	4
L	0.520	0.560	13.21	14.22	-
ØP	0.139	0.149	3.54	3.78	-
Q	0.110	0.130	2.80	3.30	-

#### NOTES:

- 1. These dimensions are within allowable dimensions of Rev. A of JEDEC outline TO-254AA dated 11-86.
- 2. Add typically 0.002 inches (0.05mm) for solder coating.
- 3. Lead dimension (without solder).
- 4. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 5. Die to base BeO isolated, terminals to case ceramic isolated.
- 6. Controlling dimension: Inch.
- 7. Revision 1 dated 1-93.

# **WARNING!**

### **BERYLLIA WARNING PER MIL-S-19500**

Packages containing beryllium oxide (BeO) shall not be ground, machined, sandblasted, or subject to any mechanical operation which will produce dust containing any beryllium compound. Packages containing any beryllium compound shall not be subjected to any chemical process (etching, etc.) which will produce fumes containing beryllium or its' compounds.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST ®	PACMAN™	SuperSOT™-3
Bottomless™	FASTr™	$POP^{TM}$	SuperSOT™-6
CoolFET™	GlobalOptoisolator™	PowerTrench ®	SuperSOT™-8
CROSSVOLT <sup>TM</sup>	GTO™	QFET™	SyncFET™
DenseTrench™	HiSeC™	QS™	TinyLogic™
DOME™	ISOPLANAR™	QT Optoelectronics™	UHC <sup>TM</sup>
EcoSPARK™	LittleFET™	Quiet Series™	UltraFET®
E <sup>2</sup> CMOS <sup>TM</sup>	MicroFET™	SILENT SWITCHER ®	$VCX^{TM}$
EnSigna™	MICROWIRE™	SMART START™	

FACT Quiet Series<sup>TM</sup> OPTOPLANAR<sup>TM</sup> Star\* Power<sup>TM</sup>
FACT Quiet Series<sup>TM</sup> OPTOPLANAR<sup>TM</sup> Stealth<sup>TM</sup>

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.