

Formerly FRL130R4

June 1998

8A, 100V, 0.180 Ohm, Rad Hard, N-Channel Power MOSFET

Features

- 8A, 100V, $r_{DS(ON)} = 0.180\Omega$
- Total Dose
 - Meets Pre-RAD Specifications to 100K RAD (Si)
- Dose Rate
 - Typically Survives 3E9 RAD (Si)/s at 80% BV_{DSS}
 - Typically Survives 2E12 if Current Limited to IDM
- Photo Current
 - 1.5nA Per-RAD(Si)/s Typically
- Neutron
 - Maintain Pre-RAD Specifications for 3E13 Neutrons/cm²
 - Usable to 3E14 Neutrons/cm²

Ordering Information

PART NUMBER	PACKAGE	BRAND
JANSR2N7272	TO-205AF	JANSR2N7272

Die family TA17631.

MIL-PRF-19500/604.

Description

The Intersil Corporation,has designed a series of SECOND GENERATION hardened power MOSFETs of both N-Channel and P-Channel enhancement types with ratings from 100V to 500V, 1A to 60A, and on resistance as low as $25 m \Omega$. Total dose hardness is offered at 100K RAD (Si) and 1000K RAD (Si) with neutron hardness ranging from 1E13 for 500V product to 1E14 for 100V product. Dose rate hardness (GAMMA DOT) exists for rates to 1E9 without current limiting and 2E12 with current limiting.

This MOSFET is an enhancement-mode silicon-gate power field effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to exhibit minimal characteristic changes to total dose (GAMMA) and neutron (n^o) exposures. Design and processing efforts are also directed to enhance survival to dose rate (GAMMA DOT) exposure.

Also available at other radiation and screening levels. See us on the web, Intersil's home page: http://www.intersil.com. Contact your local Intersil Sales Office for additional information.

Symbol



Package

TO-205AF



Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	JANSR2N7272	UNITS
Drain to Source VoltageV _{DS}	100	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$)	100	V
Continuous Drain Current		
$T_C = 25^{\circ}C$ I_D	8	Α
$T_C = 100^{\circ}C$ I_D	5	Α
Pulsed Drain Current	24	Α
Gate to Source VoltageV _{GS}	±20	V
Maximum Power Dissipation		
$T_C = 25^{\circ}C \dots P_T$	25	W
$T_C = 100^{\circ}C \dots P_T$	10	W
Linear Derating Factor	0.20	W/oC
Single Pulsed Avalanche Current, L = 100μH, (See Test Figure)	24	Α
Continuous Source Current (Body Diode)	8	Α
Pulsed Source Current (Body Diode)	24	Α
Operating and Storage Temperature	-55 to 150	°C
Lead Temperature (During Soldering)	300	°C
(Distance >0.063in (1.6mm) from Case, 10s Max)		
Weight (Typical)	1.0	a

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications T_C = 25°C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONI	DITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 1 \text{mA}, V_{GS} = 0$	V	100	-	-	٧
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$	$T_{C} = -55^{\circ}C$	-	-	5.0	٧
		I _D = 1mA	$T_{C} = 25^{\circ}C$	2.0	-	4.0	V
			$T_{C} = 125^{\circ}C$	1.0	-	-	٧
Zero Gate Voltage Drain Current		$T_{C} = 25^{\circ}C$	-	-	25	μΑ	
		$V_{GS} = 0V$ T_C	$T_{C} = 125^{\circ}C$	-	-	250	μА
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±20V	$T_{C} = 25^{\circ}C$	-	-	100	nA
			$T_{\rm C} = 125^{\rm O}{\rm C}$	-	-	200	nA
Drain to Source On-State Voltage	V _{DS(ON)}	$V_{GS} = 10V, I_D = 8A$	\	-	-	1.51	٧
Drain to Source On Resistance		I _D = 5A,	$T_{\rm C} = 25^{\rm o}{\rm C}$	-	-	0.180	Ω
		V _{GS} = 10V	$T_{\rm C} = 125^{\rm O}{\rm C}$	-	-	0.360	Ω
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 50V, I_D = 8A,$ $R_L = 6.3\Omega, V_{GS} = 10V,$ $R_{GS} = 25\Omega$		-	-	35	ns
Rise Time	t _r			-	-	210	ns
Turn-Off Delay Time	t _{d(OFF)}			-	-	200	ns
Fall Time	t _f	1		-	-	145	ns
Total Gate Charge (Not on slash sheet)	Q _{g(TOT)}	V _{GS} = 0V to 20V	V _{DD} = 50V,	-	-	142	nC
Gate Charge at 10V	Q _{g(10)}	V _{GS} = 0V to 10V	I _D = 8A	-	-	76	nC
Threshold Gate Charge (Not on slash sheet)	Q _{g(TH)}	V _{GS} = 0V to 2V		-	-	4	nC
Gate Charge Source	Q _{gs}			-	-	13	nC
Gate Charge Drain	Q _{gd}	1		-	-	38	nC
Thermal Resistance Junction to Case	$R_{ heta JC}$		•	-	-	5.0	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	-	175	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V _{SD}	I _{SD} = 8A	0.6	-	1.8	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 8A$, $dI_{SD}/dt = 100A/\mu s$	-	-	450	ns


Electrical Specifications up to 100K RAD $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Drain to Source Breakdown Volts	(Note 3)	BV _{DSS}	$V_{GS} = 0, I_D = 1mA$	100	-	V
Gate to Source Threshold Volts	(Note 3)	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 1mA$	2.0	4.0	V
Gate to Body Leakage	(Notes 2, 3)	I _{GSS}	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	100	nA
Zero Gate Leakage	(Note 3)	I _{DSS}	$V_{GS} = 0, V_{DS} = 80V$	-	25	μΑ
Drain to Source On-State Volts	(Notes 1, 3)	V _{DS(ON)}	V _{GS} = 10V, I _D = 8A	-	1.51	V
Drain to Source On Resistance	(Notes 1, 3)	r _{DS(ON)}	V _{GS} = 10V, I _D = 5A	-	0.180	Ω

NOTES:

- 1. Pulse test, 300µs Max.
- 2. Absolute value.
- 3. Insitu Gamma bias must be sampled for both V_{GS} = 10V, V_{DS} = 0V and V_{GS} = 0V, V_{DS} = 80% BV_{DSS}.

Typical Performance Curves Unless Otherwise Specified






FIGURE 1. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE

FIGURE 2. FORWARD BIAS SAFE OPERATING AREA

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE

Test Circuits and Waveforms





FIGURE 4. UNCLAMPED ENERGY TEST CIRCUIT

FIGURE 5. UNCLAMPED ENERGY WAVEFORMS

©2001 Fairchild Semiconductor Corporation

Test Circuits and Waveforms






FIGURE 6. RESISTIVE SWITCHING TEST CIRCUIT

FIGURE 7. RESISTIVE SWITCHING WAVEFORMS




FIGURE 8. BASIC GATE CHARGE WAVEFORM

Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

Delta Tests and Limits (JANS) $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 20V$	±20 (Note 4)	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80% Rated Value	±25 (Note 4)	μΑ
Drain to Source On Resistance	r _{DS(ON)}	T _C = 25°C at Rated I _D	±20% (Note 5)	Ω
Gate Threshold Voltage	V _{GS(TH)}	I _D = 1.0mA	±20% (Note 5)	V

NOTES:

- 4. Or 100% of Initial Reading (whichever is greater).
- 5. Of Initial Reading.

Screening Information

TEST	JANS
Gate Stress	$V_{GS} = 30V, t = 250\mu s$
Pind	Required
Pre Burn-In Tests (Note 6)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)
Steady State Gate Bias (Gate Stress)	MIL-STD-750, Method 1042, Condition B V _{GS} = 80% of Rated Value, T _A = 150°C, Time = 48 hours
Interim Electrical Tests (Note 6)	All Delta Parameters Listed in the Delta Tests and Limits Table
Steady State Reverse Bias (Drain Stress)	MIL-STD-750, Method 1042, Condition A $V_{DS} = 80\%$ of Rated Value, $T_A = 150^{\circ}$ C, Time = 240 hours
PDA	5%
Final Electrical Tests (Note 6)	MIL-S-19500, Group A, Subgroups 2 and 3

NOTE:

Additional Screening Tests

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safe Operating Area	SOA V _{DS} = 80V, t = 10ms		1.50	А
Unclamped Inductive Switching	I _{AS}	V _{GS(PEAK)} = 15V, L = 0.1mH	24	Α
Thermal Response	ΔV_{SD} $t_{H} = 10 ms; V_{H} = 25 V; I_{H} = 2 A$		92	mV
Thermal Impedance	ΔV _{SD}	t _H = 500ms; V _H = 25V; I _H = 1A	190	mV


Rad Hard Data Packages - Intersil Power Transistors

- 1. JANS Rad Hard Standard Data Package
 - A. Certificate of Compliance
 - B. Serialization Records
 - C. Assembly Flow Chart
 - D. SEM Photos and Report

^{6.} Test limits are identical pre and post burn-in.

TO-205AF

3 LEAD JEDEC TO-205AF HERMETIC METAL CAN PACKAGE



	INCHES		MILLIM	ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.160	0.180	4.07	4.57	-
Øb	0.016	0.021	0.41	0.53	2, 3
ØD	0.350	0.370	8.89	9.39	-
ØD ₁	0.315	0.335	8.01	8.50	-
е	0.095	0.105	2.42	2.66	4
e ₁	0.190	0.210	4.83	5.33	4
e ₂	0.095	0.105	2.42	2.66	4
h	0.010	0.020	0.26	0.50	-
j	0.028	0.034	0.72	0.86	-
k	0.029	0.045	0.74	1.14	-
L	0.500	0.560	12.70	14.22	3
Р	0.075	-	1.91	-	5

NOTES:

- 1. These dimensions are within allowable dimensions of Rev. E of JEDEC TO-205AF outline dated 11-82.
- 2. Lead dimension (without solder).
- 3. Solder coating may vary along lead length, add typically 0.002 inches (0.05mm) for solder coating.
- 4. Position of lead to be measured 0.100 inches (2.54mm) from bottom of seating plane.
- This zone controlled for automatic handling. The variation in actual diameter within this zone shall not exceed 0.010 inches (0.254mm).
- 6. Lead no. 3 butt welded to stem base.
- 7. Controlling dimension: Inch.
- 8. Revision 3 dated 6-94.

©2001 Fairchild Semiconductor Corporation

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST ®	PACMAN™	SuperSOT™-3
Bottomless™	FASTr™	POP^{TM}	SuperSOT™-6
CoolFET™	GlobalOptoisolator™	PowerTrench ®	SuperSOT™-8
CROSSVOLT TM	GTO™	QFET™	SyncFET™
DenseTrench™	HiSeC™	QS™	TinyLogic™
DOME™	ISOPLANAR™	QT Optoelectronics™	UHC TM
EcoSPARK™	LittleFET™	Quiet Series™	UltraFET®
E ² CMOS TM	MicroFET™	SILENT SWITCHER ®	VCX^{TM}
EnSigna™	MICROWIRE™	SMART START™	

FACT Quiet SeriesTM OPTOPLANARTM Star* PowerTM
FACT Quiet SeriesTM OPTOPLANARTM StealthTM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.