TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# T7987A, JT7987AY-CS

# T7987A, JT7987AY-CS SINGLE-CHIP CMOS LSI FOR LCD CALCULATORS

The T7987A, JT7987AY-CS is single-chip microcomputer for 10-digit + 2-digit scientific calculation.
T7987A, JT7987AY-CS is the complete single-chip CMOS LSI for calculator with 10 digits, 67 functions, 3 expression and hexadecimal, octal and binary, statistic calculation, fractional number calculation, and logic operation with the following features.


#### **FEATURES**

- 12-digit display plus 2 digits code at the right margin.
  - Scientific and engineering display.
     Mantissa 10 digits plus exponent 2 digits plus negative code 2 digits.
  - Other than above
     Mantissa 10 digits plus negative code 1 digit.
- 13 kinds of special display

M	Memory	HEX	Hexadecimal mode
-	Mantissa and exponent Minus	SD	Statistic calculation mode
E	Error	DEG	Degree
INV	Inverse	RAD	Radian
HYP	Hyperbolic	GRAD	Gradian
BIN	Binary mode	( )	Parenthesis calculation
OCT	Octal mode		

- The minus sign of the mantissa is floating minus.
- The arithmetic key operation in clouding  $Y^X$  or  $X^X$  has same sequence as mathematical equation. 6 pending operations are allowed and ( ) are up to continuous 15 levels.
- Fractional number calculation.
- Statistic calculation includes 3 kinds of the normal distribution, total 9 kinds.
- It is possible to convert mutually between decimal, binary, octal and hexadecimal, and the four operations in arithmetic in binary, octal and hexadecimal.
- One independent accumulating memory.

980910EBA2




Weight: 0.66g (Typ.)

<sup>●</sup> TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

- It is possible to convert or fix the display number system by FLO (Floating), SCI (Scientific) or ENG (Engineering) key.
- It is possible to specify decimal part digits (0~9) by FIX key.
- Direct drive for FEM LCD (1/3 prebias, 1/4 duty).
- Automatic power on clear.
- Low-power consumption.  $V_{SS} = -3.0V$  single power supply.
- The 60-pin flat package is used.

#### SYSTEM BLOCK DIAGRAM



Input capacity  $\leq$  400 (pF) at V<sub>SS</sub> = -3.0 (V) (Note) Key resistance  $\leq$  3.0 (k $\Omega$ ) at V<sub>SS</sub> = -3.0 (V)

980910EBA2'

The products described in this document are subject to the foreign exchange and foreign trade laws.


The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.


CONNECTION OF LCD

T7987A, JT7987AY-CS-03


# **SET KEY LAYOUT** (Example)



#### **KEY CONNECTION**



#### **PIN ASSIGNMENT**



#### SPECIFICATION OF CALCULATOR

Speed of calculation Key on 4.8ms

Key off 34.4ms f $\phi$ WAIT = 15kHz, f $\phi$ op = 80kHz The calculation speed doesn't include the key on or off time.

ITEM		CALCULATION SPEED (ms)		
	DEC		5	8
Number	DEC	5	5	8
Number	HEX		Α	9
	IILX	А	Α	9
	DEC	5	+	20
Function	DEC	5	×	21
T direction	HEX	А	-	51
		А	÷	52
	DEC	1 + 2	+	29
		1 0 0 0 0 0 0 0 0 0 - 1	ı	31
		5 × 9	×	31
		5 5 5 5 5 × 9 9 9 9 9	×	36
1 approxima		5 ÷ 9	÷	47
4 operation		5 5 5 5 5 ÷ 9 9 9 9 9	÷	58
		A B C + D E F	+	88
	HEX	A B C - D E F	_	144
	""	$A B C \times D E F$	×	100
		ABC÷DEF	÷	98
Y×, ×√ <u>Y</u>		3 Y <sup>x</sup> 4	=	252
''', '' V T		262		

ITEM		OPERATION		CALCULATION SPEED (ms)
	DEG	3 0	SIN	241
SIN	RAD	$\pi \div 6 =$	SIN	231
	GRAD	1 0 0 ÷ 3 =	SIN	350
	DEG	6 0	cos	244
cos	RAD	$\pi \div 3 =$	COS	311
	GRAD	2 0 0 ÷ 3 =	cos	354
	DEG	4 5	TAN	118
TAN	RAD	$\pi \div 4 =$	TAN	45
	GRAD	5 0	TAN	48
	DEG	0. 5	SIN <sup>-1</sup>	252
SIN <sup>-1</sup>	RAD	0. 5	SIN <sup>-1</sup>	198
	GRAD	0. 5	SIN <sup>-1</sup>	249
	DEG	0. 5	COS <sup>-1</sup>	322
COS <sup>-1</sup>	RAD	0. 5	COS <sup>-1</sup>	230
	GRAD	0. 5	COS <sup>-1</sup>	319
	DEG	1	TAN-1	73
TAN-1	RAD	1	TAN-1	46
	GRAD	1	TAN-1	72
Ln		2 0	ln	47
Log		2 0	ℓog	99
e <sup>x</sup>		2 0	e <sup>x</sup>	94
10×		1. 2 3	10×	113
		1 0	10×	40
X!		6 9	N!	291
		3 hyp	SIN	189
HYP		3 hyp	cos	190
		3 hyp	TAN	232
		3 hyp <sup>-1</sup>	SIN	184
ARC HYP		3 hyp⁻¹	cos	205
		0.5 hyp <sup>-1</sup>	TAN	174
X <sup>2</sup>		2 0	<b>X</b> <sup>2</sup>	18
$\sqrt{}$		2 0	$\sqrt{}$	64
1/X		2 0	1/X	23
3√		2 0	3√	180
		1 2 3	→BIN	35
	DEC	1 2 3 4 5	→OCT	40
Mutual		1 2 3 4 5	→HEX	35
Conversion	BIN	1 0 1 0 1	→DEC	27
	ОСТ	1 2 3 4 5	→DEC	33
	HEX	ABCDE	→DEC	54
→DEG		1.2 3 4 5	→DEG	78
→DMS		1.2 3 4 5	→DMS	87

ITEM		OPERATION						
	DEG	³√ X <b>≒</b> Y 1	R→P	275				
R→P	RAD	³√ X <b>⇒</b> Y 1	R→P	216				
	GRAD	³√ X <b>⇒</b> Y 1	R→P	274				
	DEG	2 X <b>⇒</b> Y 3 0	P→R	462				
P→R	RAD	2 X⇔Y 30 DRG▶	P→R	437				
	GRAD	2 X⇔Y 30 DRG▶ DRG▶	P→R	626				
→RAD	DEG	3 6 0	DRG▶	43				
→GRAD	RAD	2 × π =	DRG▶	29				
→DEG	GRAD	4 0 0	DRG▶	20				
		1 2 3	X→M	17				
Manaami		1 2 3 X → M	M +	19				
Memory		1 2 3 X → M	RM	12				
		1 2 3 X → M	X <b>≒</b> M	19				
		1 2 3 + 4 5 6	%	26				
07		1 2 3 - 4 5 6 %						
%		%	17					
		1 2 3 ÷ 4 5 6	%	17				
Exchange		1 2 3 + 4 5 6	X <del>≤</del> Y	15				
Shift		1 2 3 →						
	1 D	ATA 2 DATA 3 DATA ······ 8 DATA 9	DATA	38				
			n	16				
Charles .			X	21				
Statistic		The above weartioned date	ΣΧ	15				
Calculation		The above-mentioned data	$\Sigma X^2$	15				
			σn – 1	90				
			σn	104				
		ABC AND DEF	=	181				
l l		ABC OR DEF	=	195				
Logic	HEX	ABC XOR DEF	=	171				
operation		ABC XNOR DEF	=	289				
		АВС	NOT	118				
NEG	HEX	АВС	NEG	112				
	Francis	2 ab/c 3 6 ab/c 2 3 4	_	75				
For all 1	Function	2 ab/c 3 6 ab/c 2 3 4	÷	76				
Fractional		2 _ 36」 234 + 3 _ 45 』 345	=	161				
number	4-	2 <u>36</u> 234 - 3 45 345	=	153				
calculation	operation	2 _ 36ı 234 × 3 _ 45 ı 345	=	149				
		2 _ 36ı 234 ÷ 3 _ 45 ı 345	=	168				

#### **OPERATION RANGE AND ACCURACY**

OI EKATION	NANGE AND	ACCURACY	1	NORMAL
FUNCTION	ANGLE UNIT	OPERATION RANGE	UNDER FLOW AREA	NORMAL ACCURACY
	DEG	$0 \le  X  \le 4.499999999 \times 10^{10}$	$0 \le  X  \le 5.729577951 \times 10^{-98}$	
SIN X	RAD	0≦ X ≦785398163.3	_	
	GRAD	$0 \le  X  \le 4.999999999 \times 10^{10}$	$0 \le  X  \le 6.366197723 \times 10^{-98}$	]
	DEG	$0 \le  X  \le 4.500000008 \times 10^{10}$	_	]
cos x	RAD	0≤ X ≤785398164.9	_	1
	GRAD	$0 \le  X  \le 5.000000009 \times 10^{10}$	_	1
	DEG	SAME AS SIN X except for $ X  = (2n - 1).90$	SAME AS SIN X	
TAN X	RAD	SAME AS SIN X except for $ X  = (2n - 1) \cdot \pi / 2$	SAME AS SIN X	
	GRAD	SAME AS SIN X except for $ X  = (2n - 1) \cdot 100$	SAME AS SIN X	
	DEG	0≦ X ≦1	$0 \le  X  \le 1.570796326 \times 10^{-99}$	
SIN-1X	RAD	0≦ X ≦1	_	
	GRAD	0≦ X ≦1	$0 \le  X  \le 1.570796326 \times 10^{-99}$	
	DEG	SAME AS SIN-1X	_	± 1 :- 10±h
COS-1X	RAD	SAME AS SIN-1X	_	±1 in 10th
	GRAD	SAME AS SIN-1X	_	significant
	DEG	$0 \le  X  \le 9.999999999 \times 10^{99}$	SAME AS SIN-1X	digit
TAN-1X	RAD	$0 \le  X  \le 9.999999999 \times 10^{99}$	_	]
	GRAD	$0 \le  X  \le 9.999999999 \times 10^{99}$	SAME AS SIN-1X	1
LN X		0 <x< td=""><td>_</td><td>]</td></x<>	_	]
LOG X		0 <x< td=""><td>_</td><td>1</td></x<>	_	1
e <sup>X</sup>		- 9.99999999 × 10 <sup>99</sup>	- 9.99999999 × 10 <sup>99</sup>	1
e^		≦X≦230.2585092	≦X≦ - 227.9559243	
10 <sup>X</sup>		- 9.99999999 × 10 <sup>99</sup>	$-9.999999999 \times 10^{99}$	
10**		≦X≦99.9999999	≤ X≤ -99.0000001	
X!		0≦X≦69 (INTEGER)	_	
1		1 × 10 <sup>-99</sup>	$1.000000001 \times 10^{99}$	
$\overline{X}$		$ \leq X \leq9.99999999\times10^{99}$	$\leq  X  \leq 9.999999999 \times 10^{99}$	
<b>X</b> <sup>2</sup>		$0 \le  X  \le 9.999999999 \times 10^{49}$	$0 \le  X  \le 3.162277660 \times 10^{-50}$	
√X		$0 \le X \le 9.99999999 \times 10^{99}$	_	
<sup>3</sup> √X		$0 \le  X  \le 9.999999999 \times 10^{99}$	_	
DMS→DEG		$0 \le  X  \le 9.999999999 \times 10^9$	<u> </u>	
DEG→DMS		0≤ X ≤9999999999999999999999999999999999	$0 \le  X  \le 1.388888888 \times 10^{-6}$	

FUNCTION	OPERATION RANGE	UNDER FLOW AREA	NORMAL ACCURACY				
SINH X	0≤ X ≤230.2585092	_					
COSH X	0≦ X ≦230.2585092	_					
TANH X	$0 \le  X  \le 9.999999999 \times 10^{99}$	_					
SINH <sup>-1</sup> X	$0 \le  X  \le 4.999999999 \times 10^{99}$	_					
COSH <sup>-1</sup> X	1≦X≦4.999999999 × 10 <sup>99</sup>	_					
TANH-1X	$0 \le  X  \le 9.999999999 \times 10^{-1}$	_					
	$ x ,  y  \le 9.999999999 \times 10^{49}$						
	$(x^2 + y^2) \le 9.9999999999 \times 10^{99}$		±1 in 10th				
R→P		$\frac{Y}{X}$ ; SAME AS TAN <sup>-1</sup> X	significant				
(xy→ <i>γθ</i> )	$\frac{Y}{X}$ ; SAME AS TAN <sup>-1</sup> X	X	digit				
P→R	$0 \le \gamma \le 9.999999999 \times 10^{99}$	0 CANAT AC CINI V COC V					
(γ <i>θ→</i> xy)	heta ; SAME AS SIN X, COS X	$\theta$ ; SAME AS SIN X, COS X					
DEG→RAD	$0 \le  X  \le 9.999999999 \times 10^{99}$	$0 \le  X  \le 5.729577951 \times 10^{-98}$					
RAD→GRAD	$0 \le  X  \le 1.570796326 \times 10^{98}$	_	7				
GRAD→DEG	$0 \le  X  \le 9.999999999 \times 10^{99}$	$0 \le  X  \le 1.1111111111 \times 10^{-99}$	7				
	0.00000000 4000	0.00000000 4000	±1 in 10th				
	- 9.99999999 × 10 <sup>99</sup>	$ -9.9999999999 \times 10^{99}$ $ \leq X \cdot LN  Y  \leq -227.9559243$	significant				
ΥX	≦X·LN  Y  ≦230.2585092	digit					
Y^	(1) Y>0···The above-mentioned operation range.						
	(2) $Y < 0 \cdots X$ (Integer) or, $1/X$ (Odd, $X \ne 0$ ) $\cdots$ The above-mentioned operation range.						
	$(3)  Y = 0 \cdots 0 < X$						
	$-9.999999999 \times 10^{99}$	$-9.999999999 \times 10^{99}$	± 1 in 10th				
	<u>1</u>	1	significant				
	$\leq \overline{X} \cdot LN  Y  \leq 230.2585092$	$\leq \overline{X} \cdot LN  Y  \leq -227.95593243$	digit				
×√Y	(1) Y>0···The above-mentioned operation range.						
	(1) $Y > 0$ The above-mentioned operation range. (2) $Y < 0$ $X (Odd)$ or $1/X (Integer, X \neq 0) The above-mentioned operation range.$						
	(3) $Y = 0 \cdots 0 < X$	o, The above mentioned operation	non runge.				
	Operation	range	1				
→DEC	The following operation range after the	┥ _					
/520	0≤ X ≤9999999999999999999999999999999999						
	The following operation range after the	ne conversion.					
→BIN	1000000000≦X≦111111111		_				
0≦X≦ 111111111							
	The following operation range after th						
→OCT	4000000000≦X≦777777777	-					
	0≦X≦37777777						
	The following operation range after th	ne conversion.					
→HEX	FDABF41CO1≦X≦FFFFFFFF	_					
	0≦X≦2540BE3FF	0≦ X≦ 2540BE3FF					

FL	JNCTION	OPERATION RANGE					
	AND	BIN ; 1000000000≦X≦1111111111					
		0≦X≦ 111111111					
	OR	OCT; 400000000≦X≦777777777					
		0≦X≦377777777	-				
	XOR	HEX; The following operation range after the operation.					
	XNOR	FDABF41CO1≦X≦FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF					
		BIN ; SAME AS AND					
	NOT	OCT; SAME AS AND HEX; FDABF41CO1≦X≦FFFFFFFFF	_				
		0≦X≤2540BE3FE					
		BIN ; 100000001≦X≦1111111111					
		0≦X≦ 111111111					
		OCT; 400000001 \( \leq \times \) 777777777					
	NEG	0≦X≦37777777	<u> </u>				
		HEX ; FDABF41CO1≦X≦FFFFFFFF					
		0≦ X≦ 2540BE3FF					
		$ x  \le 9.999999999 \times 10^{49}$					
	DATA	$ \Sigma x  \le 9.999999999 \times 10^{99}$					
	DEL	$\sum x^2 \le 9.999999999 \times 10^{99}$					
		0≦ n≦ 9999999999. n = Integer					
	$\overline{\mathbf{x}}$	n ≠ 0					
Ę		n≠1, n≠0	±1 in 10th				
Statistic	σn – 1	$0 \le \frac{\sum X^2 - \{(\sum X)^2 / n\}}{n - 1} \le 9.999999999 \times 10^{99}$ signification digit					
		n≠0					
	σn	$0 \le \frac{\sum X^2 - \{(\sum X)^2 / n\}}{n} \le 9.9999999999999999999999999999999999$					

# **MAXIMUM RATINGS** (Ta = 25°C)

CHARACTERISTICS	SYMBOL	RATING	UNIT
Supply Voltage	VSS	+0.3~ - 3.5	٧
Input Voltage	$v_{IN}$	+0.3~V <sub>SS</sub> -0.3	٧
Operating Temperature	T <sub>opr</sub>	0~40	°C
Storage Temperature	T <sub>stg</sub>	<b>-</b> 55∼125	°C


# **ELECTRICAL CHARACTERISTICS** $(V_{SS} = -3.0 \pm 0.2V, V_{DD} = 0V, Ta = 25 \pm 1.5^{\circ}C)$

CHARACTERISTICS	SYMBOL	TEST CIR- CUIT	PIN NAME	TEST CONDITION	MIN	TYP.	MAX	UNIT
Operating Voltage	_	_	_	_	- 2.5	- 3.0	- 3.4	V
Supply Current	I <sub>DD</sub> WAIT	_	_	$V_{SS} = -3.0V$ , wait	_	20	35	μΑ
Supply Current	I <sub>DD</sub> OP	_	_	$V_{SS} = -3.0V$ , operate	_	70	120	μΑ
Supply Current	I <sub>DD</sub> OFF	_	_	$V_{SS} = -3.0V$ , off	_	1	3	μΑ
Oscillating Frequency	F¢ WAIT	_	_	$V_{SS} = -3.0V$ , wait	9	15	21	kHz
Oscillating Frequency	Fø OP	_	_	$V_{SS} = -3.0V$ , operate	48	80	112	kHz
Fram Frequency	f <sub>F</sub>	_	_	$V_{SS} = -3.0V$ , wait	70	117	164	Hz
Timer	T timer	_	_	$V_{SS} = -3.0V$	430	603	1005	S
"1" Input Voltage	V <sub>IH</sub>	_	K <sub>1</sub> ~K <sub>4</sub> RESET	_	V <sub>SS</sub> + 0.5	_	V <sub>SS</sub>	٧
"0" Input Voltage	VIL	_	K <sub>1</sub> ~K <sub>4</sub> RESET	_	V <sub>DD</sub>	_	- 0.5	<b>V</b>
"1" Output Resistance	R <sub>KEY</sub>	_	SEG	V <sub>OUT</sub> = V <sub>SS</sub> + 0.5V : KEY STROBE	_	_	2	kΩ
"0" Output Resistance	R <sub>SEG</sub> (L)	_	SEG	V <sub>OUT</sub> = V <sub>DD</sub> – 0.5V	_	_	90	$\mathbf{k}Ω$
"1" Output Resistance	R <sub>SEG</sub> (H)	_	SEG	V <sub>OUT</sub> = V <sub>SS</sub> + 0.5V : KEY STROBE	_	_	90	$\mathbf{k}\Omega$
"0" Output Resistance	R <sub>COM</sub> (L)	_	сом	V <sub>OUT</sub> = V <sub>DD</sub> – 0.5V	_	_	25	kΩ
"1" Output Resistance	R <sub>COM</sub> (H)	_	сом	V <sub>OUT</sub> = V <sub>SS</sub> + 0.5V	_	_	25	kΩ
KEY Pull Up Resistance	R <sub>PULL</sub> UP	_	К1	V <sub>OUT</sub> = 0V (Note 1)	27	45	63	kΩ
KEY Pull Down Resistance	R <sub>PULL</sub> DOWN	_	K <sub>2</sub> ~K <sub>4</sub>	V <sub>OUT</sub> = V <sub>SS</sub> (Note 1)	27	45	63	kΩ
KEY Pull Up Resistance	R <sub>RESET</sub> (H)	_	RESET	V <sub>OUT</sub> = 0V	24	40	56	kΩ
KEY Pull Down Resistance	R <sub>RESET</sub> (L)	_	RESET	V <sub>OUT</sub> = V <sub>DD</sub> – 0.5V	_	_	10	kΩ
"M" Output Resistance	ROM	_	SEG	$V_{OUT} = \frac{1}{3} V_{SS} - 0.5V$		125	_	kΩ
"M" Output Resistance	ROM	_	SEG	$V_{OUT} = \frac{2}{3}V_{SS} + 0.5V$	_	125	_	kΩ
"M" Output Resistance	ROM	_	СОМ	$V_{OUT} = \frac{1}{3}V_{SS} - 0.5V$	_	85	_	kΩ
"M" Output Resistance	R <sub>OM</sub>	_	СОМ	$V_{OUT} = \frac{2}{3}V_{SS} + 0.5V$	_	85	_	kΩ
"1" Output Voltage	V <sub>OH</sub>	_	RESET	_	V <sub>SS</sub> + 0.2	V <sub>SS</sub>	V <sub>SS</sub>	٧

CHARACTERISTICS	SYMBOL	TEST CIR- CUIT	PIN NAME	TEST CONDITION	MIN	TYP.	MAX	UNIT
"0" Output Voltage	V <sub>OL</sub>	_	RESET	_	$V_{DD}$	V <sub>DD</sub>	V <sub>DD</sub> - 0.2	٧
"1" Output Voltage	Voн	_	К1	(Note 1)	V <sub>SS</sub> + 0.2	VSS	VSS	V
"0" Output Voltage	V <sub>OL</sub>	_	K <sub>2</sub> ~K <sub>4</sub>	(Note 1)	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub> - 0.2	V
"1" Output Voltage	Voн	_	SEG COM	_	V <sub>S</sub> S + 0.2	VSS	VSS	V
"M" Output Voltage	Vом	_	SEG COM	_	2/3 V <sub>SS</sub> +0.2	2/3 V <sub>SS</sub>	2/3 V <sub>SS</sub> -0.2	V
"M" Output Voltage	Vом	_	SEG COM	_	1/3 V <sub>SS</sub> +0.2	1/3 V <sub>SS</sub>	1/3 V <sub>SS</sub> -0.2	V
"0" Output Voltage	V <sub>OL</sub>	_	SEG COM	_	$V_{DD}$	V <sub>DD</sub>	V <sub>DD</sub> - 0.2	V

(Note 1) The key buffer is high impedance at keystrobe.

#### **WAVEFORMS FOR DISPLAY**



(Note 1)  $F\phi$ WAIT = 15kHz (Note 2)  $F\phi$ OP = 80kHz

# PAD LOCATION TABLE


1712 200/11	TAD ECCATION TABLE						
NAME	X POINT	Y POINT					
RESET	- 890	1451					
V <sub>SS1</sub>	<b>–</b> 731	1451					
(V <sub>DD</sub> )	- 505	1451					
(V <sub>DD</sub> )	- 346	1451					
(V <sub>DD</sub> )	<b>–</b> 186	1451					
$V_{DD}$	8	1451					
V <sub>SS</sub>	574	1451					
(TS3)	734	1451					
(TS2)	1055	1451					
(TS1)	1270	993					
К4	1270	829					
К3	1270	666					
COM2	1270	503					
COM3	1270	339					
S <sub>4</sub>	1270	175					
S <sub>3</sub>	1270	13					
B <sub>12</sub>	1270	- 149					
A <sub>12</sub>	1270	- 315					
B <sub>11</sub>	1270	- 478					
A <sub>11</sub>	1270	- 641					
B <sub>10</sub>	1270	- 805					
A <sub>10</sub>	1270	- 968					
В9	1076	- 1414					
Ag	888	- 1414					

(μ**m**)

-		(μπ)
NAME	X POINT	Y POINT
B <sub>8</sub>	715	- 1414
A8	553	- 1414
B <sub>7</sub>	390	- 1414
A <sub>7</sub>	228	- 1414
(V <sub>DD</sub> )	0	- 1414
В6	- 231	- 1414
A <sub>6</sub>	- 393	- 1414
B <sub>5</sub>	- 555	- 1414
A <sub>5</sub>	- 717	- 1414
В4	- 879	- 1414
A4	- 1069	- 1414
В3	- 1270	- 958
A <sub>3</sub>	- 1270	<b>–</b> 795
B <sub>2</sub>	- 1270	- 631
A <sub>2</sub>	- 1270	- 468
B <sub>1</sub>	<b>– 1270</b>	- 304
Α1	- 1270	- 141
S <sub>2</sub>	<b>–</b> 1270	23
S <sub>1</sub>	<b>– 1270</b>	186
COM4	- 1270	350
COM1	<b>– 1270</b>	513
K <sub>2</sub>	- 1270	676
К1	- 1270	840
(TS4)	<b>–</b> 1270	1003


(Note) ( ) Do not connect.

#### **CHIP LAYOUT**



 $\begin{array}{lll} \mbox{Chip size} & : & 2.99 \times 3.33 \, (\mbox{mm}) \\ \mbox{Chip thickness} & : & 200 \pm 30 \, (\mu\mbox{m}) \\ \mbox{Substrate} & : & \mbox{V}_{\mbox{DD}} \end{array}$ 

#### **PAD LAYOUT**





PAD Pitch 160  $\mu$ m


#### **PACKAGE DIMENSIONS**

LQFP60-P-1414-0.80









Weight: 0.66g (Typ.)

# General Specification for Bare Calculator LSI Chip

#### 1. Purpose

This is to specify the quality standard for integrated circuits produced by TOSHIBA CORPORATION (hereinafter referred to as VENDOR) which are to be delivered to PURCHASER.

#### 2. Definition

This specification applies only to the bare calculator LSI chips produced by VENDOR and purchased by PURCHASER and defines the general specification items.

# 3. Priority of specifications

When there are discrepancies in or questions arising from the specifications and instructions provided by VENDOR, the following documents shall apply, in the priority order shown.

- Individual specifications for the bare calculator LSI chip (both PURCHASER and VENDOR should refer to the technical data sheet for the relevant product.)
- 2) General specifications for the bare calculator LSI chip
- 3) Other related specifications and standards

#### 4. Characteristics

To be shown in the individual specification sheets.

The individual specifications shall consist of the following four items.

- 1) Rating specifications
- 2) Electrical characteristics
- 3) Pin configuration and mechanical dimensions
- 4) Others

## 5. Inspection of product for delivery

#### 5.1 Inspection lot

- a) The inspection lot shall consist of products produced using the same material, working from the same design, via the same production process, using the same facilities, with the same assured quality and using the same quality assurance method; the lot number shall be put on all trays to allow tracing of the lot history.
- b) The products in an inspection lot number should all be taken from the same VENDOR's lot number.

#### 5.2 Sampling plan

Statistical sampling and inspection shall be in accordance with MIL-STD-105D single sampling plans for normal inspections, general inspection level  $\,\mathbb{I}\,$ .

The acceptable quality level (AQL) shall be as specified in the following table:

TEST	AQL (%)			
Electrical	2.5			
Visual	4.0			

#### 5.3 Electrical criteria

Criteria for electrical characteristics are prescribed in Attachment-1.

#### 5.4 Visual criteria

Visual criteria are prescribed in Attachment-2.

#### 6. Incoming inspection

#### 6.1 General

- a) PURCHASER's incoming inspection should be done within 15 days of PURCHASER receiving the products.
- b) PURCHASER shall report the results of incoming inspection to VENDOR and provide VENDOR with detailed data of failure rate, quoting VENDOR's lot number for failed products, if VENDOR demands a report from PURCHASER.

#### 6.2 Inspection procedure

PURCHASER should perform his incoming inspection according to the following procedure.

- a) First: Visual inspection should be carried out
- b) Second: Electrical and other inspections should be carried out before PURCHASER's manufacturing process is started.

#### 7. Treatment for defective lots and products

Defective lots and defective products which are found in PURCHASER's incoming inspection can be returned to VENDOR with detailed description of failures.

However, if VENDOR does not receive the defective items within 30 days of PURCHASER's incoming inspection, VENDOR is absolved of responsibility for defects.

# 8. Packing and labeling

- a) Dies shall be placed in die tray in order with the top metal surface facing up.
- b) A pile consists of five trays and several piles are packed in a package. These piles and packages have printed labels on them as shown below.

TOSHIBA						
Net						
Lot No.						
Name						
Date						

c) PURCHASER shall return these packing materials to VENDOR at VENDOR's request.

#### 9. Storage criteria

Solid state chips, unlike packaged devices, are non-hermetic devices and are normally fragile and small in size. They therefore, require special handling considerations as follows:

9.1 Chips must be stored under proper conditions to ensure that they are not subjected to a moist and/or contaminated atmosphere that will alter their electrical, physical or mechanical characteristics.

After the shipping container is opened, the chips must be stored under the following conditions:

- A. Storage temperature: 40°C max
- B. Relative humidity: 50% max
- C. Clean, dust-free environment
- 9.2 The user must exercise proper care when handling chips or wafers so as to prevent even the slightest physical damage to the chip.
- 9.3 During chip-mounting and leads bonding the user must use proper assembly techniques to obtain proper electrical, thermal and mechanical performance.
- 9.4 After the chip has been mounted and the leads bonded, all necessary procedures must be followed by the user to ensure that these non-hermetic chips are not subjected to a moist or contaminated atmosphere which might cause the development of electrical conductive paths across the relatively small insulating surfaces.
  - In addition, proper consideration must be given to the protection of these devices from other harmful environmental factors which could conceivably adversely affect their proper performance.

## 10. Handling criteria

The user should find the following suggested precautions helpful when handling chips. In any event, because of the extremely small size and the fragile nature of chips, care should be taken when handling these devices.

#### 10.1 Grounding

- a) Bonders, pellet pick-up tools, table tops, trimming and forming tools, sealing equipment and any other equipment used in chip handling should be properly grounded.
- b) The operator should be properly grounded.

#### 10.2 In-process handling

- a) Assemblies or sub-assemblies of chips should be transported and stored in conductive carriers.
- b) All external leads on the assemblies or sub-assemblies should be shorted together.

#### 11. Visual Inspection Criteria

#### 11.1 Visual inspection magnification shall be 40 x

#### 11.2 Defects defined:

#### 11.2.1 Thickness

See individual specifications in the technical data sheets.

#### 11.2.2 Chips and cracks

A die shall be rejected if:

Any crack or chip extends for more than a length of 35  $\mu$ m inside the scribe line (see Figure 1).

#### 11.2.3 Metallization

A die shall be rejected if:

- a) more than 25% of the metallization of any bonding pad is missing.
- b) there is a short or break which affects electrical characteristics in any lead pattern (see Figure 2).

#### 11.2.4 Glass protection coat

A die shall be rejected if:

The glass protection coat covers more than 25% of any bonding pad.

#### 11.2.5 Attached foreign material

A die shall be rejected if:

- a) a die is covered by stains or attached foreign material the area of which is greater than five times the bonding pad area.
- b) it exhibits residual ink, stains or attached foreign material which cover more than 20% of any active bonding pad (see Figure 3).

#### 11.2.6 Others

A die shall be rejected if:

- a) there are no probe needle scratches on any of the bonding pads.
- b) if it has been marked with ink.

#### 11.3 Parameter limits for samples should be applied as necessary




Figure 1






Figure 2 Lead pattern



# **External Dimensions of Chip Tray**



Please select a tray name from the table according to the chip size:


Unit: mm

Tray name	X	Y	н	No. of pockets (pcs)	X1	X2	Y1	Y2
TCT28-060P	2.80	2.80	0.60	10×10 (100)	1.700	1.800	1.700	1.600
TCT33-060P	3.30	3.30	0.60	10×10 (100)	1.900	1.000	1.900	1.000
TCT38-060P	3.80	3.80	0.60	10×10 (100)	1.200	0.600	1.200	0.600
TCT45-060P	4.50	4.50	0.60	7 × 7 (49)	2.050	1.700	2.050	1.700
TCT53-060P	5.30	5.30	0.60	7×7 (49)	1.350	1.000	1.350	1.000


Tray material:

Carbon-bearing polypropylene

# Packing Method 1




Place eight bags of chip trays in each carton  $\odot$ . Lay one sheet of packing (7UF44F)  $\circledast$  on top before closing the lid of the carton (see the diagram above).



Prepare the packing ® by cutting a sheet of 7UF44F into halves and folding each half in half as shown below; use these halves as inner partitions.

# Packing Method 2



• Inner box : Containing 20 boxes

 Weight : Approx. 15 kg (including packing material)
 Material : Corrugated cardboard • IC contents :  $36 \times 5 \times 8 \times 20 = 28.800$  pcs