



3.3V CMOS PRESETTABLE SYNCHRONOUS 4-BIT BINARY COUNTER WITH SYNCHRONOUS RESET, 5 VOLT TOLERANT I/O

IDT74LVC163A

FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.635mm pitch QSOP,
0.65mm pitch SSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of -40°C to +85°C
- V_{CC} = 3.3V ± 0.3V, Normal Range
- V_{CC} = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVC163A:

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

DESCRIPTION:

The LVC163A is a synchronous presettable binary counter, which features an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all the flip-flops


clocked simultaneously on the positive-going edge of the clock (CP). Outputs (Q₀ to Q₃) may be preset to a high or low level. A low level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D₀ to D₃) to be loaded into the counter on the positive-going edge of the clock (provided that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET). A low level at the master reset input (MR) sets all four outputs of the flip-flops (Q₀ to Q₃) to low level after the next positive-going transition on the clock (CP) input (provided that the set-up and hold time requirements for PE are met).

This action occurs regardless of the levels of CP, PE, CET, and CEP inputs. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate.


The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be high to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a high output pulse of a duration approximately equal to a high level output of Q₀. This pulse can be used to enable the next cascaded stage. The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula:

$$f_{\max} = \frac{1}{t_{p(\max)}(CP \text{ to } TC) + t_{su}(CEP \text{ to } CP)}$$

FUNCTIONAL DIAGRAM




STATE DIAGRAM




EXTENDED COMMERCIAL TEMPERATURE RANGE

OCTOBER 1999

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION



SOIC/ SSOP/ TSSOP/ QSOP
TOP VIEW

TYPICAL TIMING SEQUENCE



FUNCTION TABLE (1)

OPERATING MODES	INPUTS						OUTPUTS	
	MR	CP	CEP	CET	PE	Dx	Qx	TC
Reset (clear)	I	↑	X	X	X	X	L	L
Parallel load	h	↑	X	X	I	I	L	L
	h	↑	X	X	I	h	H	*
Count	h	↑	h	h	h	X	count	*
Hold (do nothing)	h	X	I	X	h	X	Q ₀	*
	h	X	X	I	h	X	Q ₀	L

NOTE:

1. H = HIGH Voltage Level

h = HIGH Voltage level one setup time prior to the LOW-to-HIGH clock transition.

L = LOW Voltage Level

I = HIGH Voltage level one setup time prior to the LOW-to-HIGH clock transition.

Q₀ = Indicate the state of the referenced output one setup time prior to the LOW-to-HIGH clock transition.

X = Don't Care

* = The TC output is HIGH when CET is HIGH and the counter is at Terminal Count (HHHH).

↑ = LOW-to-HIGH Clock Transition

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
TSTG	Storage Temperature	- 65 to +150	°C
I _{OUT}	DC Output Current	- 50 to +50	mA
I _{IK}	Continuous Clamp Current, V _i < 0 or V _o < 0	- 50	mA
I _{OK}			
I _{CC}	Continuous Current through each V _{cc} or GND	±100	mA
I _{SS}			

LVC QUAD Link

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8	pF
C _{I/O}	I/O Port Capacitance	V _{IN} = 0V	6.5	8	pF

LVC QUAD Link

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Symbol	Description
MR	Synchronous Master Reset (Active LOW)
CP	Clock Input (LOW-to-HIGH, Edge-Trigged)
Dx	Data Inputs
CEP	Count Enable Inputs
GND	Ground (0V)
PE	Parallel Enable Input (Active LOW)
CET	Count Enable Carry Input
Qx	Flip-Flop Outputs
TC	Terminal Count Output
Vcc	Positive Supply Voltage

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level ⁽²⁾	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
I _{IH} I _{IL}	Input Leakage Current	Vcc = 3.6V	Vi = 0 to 5.5V	—	—	± 5	μA
I _{OZH} I _{OZL}	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = 0 to 5.5V	—	—	± 10	μA
I _{OFF}	Input/Output Power Off Leakage	Vcc = 0V, Vi _N or Vo \leq 5.5V		—	—	± 50	μA
V _{IK}	Clamp Diode Voltage	Vcc = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	Vcc = 3.6V	V _{IN} = GND or Vcc	—	—	10	μA
ΔI_{CC}	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V other inputs at Vcc or GND		—	—	500	μA

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.
2. Clock Pin (CP) requires a minimum VIH of 2.5V.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I _{OH} = -0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	I _{OH} = -6mA	2	—	
		Vcc = 2.3V	I _{OH} = -12mA	1.7	—	
		Vcc = 2.7V		2.2	—	
		Vcc = 3.0V		2.4	—	
		Vcc = 3.0V	I _{OH} = -24mA	2.2	—	
VOL	Output LOW Voltage	Vcc = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		Vcc = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.7	
		Vcc = 2.7V	I _{OL} = 12mA	—	0.4	
		Vcc = 3.0V	I _{OL} = 24mA	—	0.55	

LVC QUAD Link

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

OPERATING CHARACTERISTICS, $T_A = 25^\circ\text{C}$

Symbol	Parameter	Test Conditions	$V_{CC} = 2.5V \pm 0.2V$	$V_{CC} = 3.3V \pm 0.3V$	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance	$C_L = 0\text{pF}, f = 10\text{Mhz}$	—	—	pF

SWITCHING CHARACTERISTICS (1)

Symbol	Parameter	$V_{CC} = 1.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{PHL}	Propagation Delay CP to Qx	—	—	—	9	—	8	ns
t_{PLH}	Propagation Delay CP to TC	—	—	—	11	—	9.5	ns
t_{PHL}	Propagation Delay CET to TC	—	—	—	8.8	—	7.8	ns
t_W	Clock Pulse Width, HIGH or LOW	—	—	5	—	4	—	ns
t_{SU}	Set-up Time Dx to CP	—	—	3.5	—	3	—	ns
t_{SU}	Set-up Time \overline{MR} , \overline{PE} to CP	—	—	3.5	—	3	—	ns
t_{SU}	Set-up Time CEP, CET to CP	—	—	5.5	—	5	—	ns
t_H	Hold Time Dx, \overline{PE} , CEP, CET, \overline{MR} to CP	—	—	0	—	0	—	ns
$t_{SK(o)}$	Output Skew ⁽²⁾	—	—	—	—	—	500	ps

NOTES:

1. See test circuits and waveforms. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.
2. Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 2.5V \pm 0.2V$	$V_{CC}^{(2)} = 3.3V \pm 0.3V \& 2.7V$	Unit
V_{LOAD}	$2 \times V_{CC}$	6	V
V_{IH}	V_{CC}	2.7	V
V_T	$V_{CC}/2$	1.5	V
V_{LZ}	150	300	mV
V_{HZ}	150	300	mV
C_L	30	50	pF

LVC QUAD Link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.
 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_f \leq 2\text{ns}$; $t_r \leq 2\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.

SWITCH POSITION

Test	Switch
Open Drain	V_{LOAD}
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

LVC QUAD Link


OUTPUT SKEW - $t_{SK}(x)$




NOTES:

1. For $t_{SK}(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $t_{SK}(b)$ OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY




ENABLE AND DISABLE TIMES




NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH



ORDERING INFORMATION

IDT	XX	LVC	XXXX	XX
Temp. Range		Device Type		Package
				Q Quarter Size Outline Package (SO16-7)
				DC Small Outline IC (SO16-8)
				PY Shrink Small Outline Package (SO16-9)
				PG Thin Shrink Small Outline Package (SO16-10)
			163A	3.3V CMOS Presettable Synchronous 4-Bit Binary Counter with Synchronous Reset, 5 Volt Tolerant I/O, $\pm 24\text{mA}$
		74		-40°C to +85°C



CORPORATE HEADQUARTERS

2975 Stender Way
Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.