SDLC COMMUNICATIONS CONTROLLER

FEATURES

- Form, Fit, and Function Compatible with the Intel^a 8X44
- Packaging options available: 40 Pin Plastic or Ceramic DIP, 44 Pin Plastic Leaded Chip Carrier
- 8-Bit Control Unit
- 8-Bit Arithmetic-Logic Unit with 16-Bit multiplication and division
- 12 MHz clock
- Four 8-Bit Input / Output ports
- Two 16-Bit Timer/Counters
- Serial Interface Unit with SDLC/HDLC compatibility
- 2.4 Mbps maximum serial data rate
- Two Level Priority Interrupt System
- 5 Interrupt Sources
- Internal Clock prescaler and Phase generator
- 192 Bytes of Read/Write Data Memory Space
- 64kB External Program Memory Space
- 64kB External Data Memory Space
- 4kB Internal ROM (IA8044 only)

The IA8X44 is a "plug-and-play" drop-in replacement for the original IC. innovASIC produces replacement ICs using its MILESTM, or Managed IC Lifetime Extension System, cloning technology. This technology produces replacement ICs far more complex than "emulation" while ensuring they are compatible with the original IC. MILESTM captures the design of a clone so it can be produced even as silicon technology advances. MILESTM also verifies the clone against the original IC so that even the "undocumented features" are duplicated. This data sheet documents all necessary engineering information about the IA8X44 including functional and I/O descriptions, electrical characteristics, and applicable timing.


INTEL is a registered trademark of Intel Corporation

P1.0 ← (1) <u>IA8X44</u> (40) ← VCC P 1.4 P 1.3 P 1.3 P 1.2 P 1.3 P 1.3 P 1.4 P 1.5 P 1.3 P 1.5 P 1.3 P 1.5 P1.1 (2) 40 Pin DIP (39) P0.0 (AD0) P1.2 (3) (38) ←→ P0.1 (AD1) (37) ←→ P0.2 (AD2) P1.3 ← (4) (37) ← P0.2 (AD2)
P1.4 ← (5) (36) ← P0.3 (AD3)
P1.5 ← (6) (35) ← P0.4 (AD4)
P1.6 ← (7) (34) ← P0.5 (AD5)
P1.7 ← (8) (32) ← P0.7 (AD7)
P1.9 ← (10) (31) ← EA
P1.1 ← (11) (30) ← ALE
P1.1 ← (12) (29) ← PSEN
P1.2 ← (13) (28) ← P0.7 (A15)
P1.3 ← (14) (27) ← P2.6 (A14)
P1.3 ← (15) (26) ← P2.5 (A13)
P1.4 ← (16) (25) ← P2.4 (A12)
P1.3 ← (17) (24) ← P2.3 (A11) P1.3 (4) (6) (5) (4) (1) (44) (42) (42) (40) (40) (39) + P0.4 P1.6 **←** (8) → P0.5 (38) (RTS) P1.6 ←→ (7) (37) ←→ P0.6 P1.7 → (9) IA8X44 (CTS) P1.7 ← (8) RST/VPD → (10) (36) P0.7 RST → (9) 44 Pin LCC P3.0 (11) (35) - EA (RXD) P3.0 ←→ (10) N.C. ←→ (12) N.C. (34) (TXD) P3.1 ←→ (11) P3.1 **←→** → ALE (13) (33) (INT0) P3.2 ←→ (12) P3.2 **← →** → PSEN (14) (32)(INT1) P3.3 ←→ (13) P3.3 ←→ (15) P3.4 ←→ (16) (31) ← P2.7 (T0) P3.4 ←→ (14) (30) P2.6 (SCLK/T1) P3.5 ← (15) (29) P2.5 P3.5 (17) (WR) P3.6 ← (16) (18) (19) (20) (22) (23) (24) (25) (26) (26) (27) (24) → P2.3 (A11) (23) → P2.2 (A10) (22) → P2.1 (A9) (21) → P2.0 (A8) (24) P2.3 (A11) (RD) P3.7 ←→ (17) XTAL2 **←** (18) (23) ←→ P2.2 (A10) (22) + P2.1 (A9) P3.6
P3.7
TAL2
TAL1
VSS
N.C.
P2.0
P2.1
P2.2
P2.3 XTAL1 → (19) VSS → (20)

The IA8X44 is a form, fit and function compatible part to the Intel 8X44 SDLC communications controller. The IA8x44 is a Fast Single-Chip 8-Bit Microcontroller with an integrated SDLC/HDLC serial interface controller. The IA8X44 is a fully functional 8-Bit Embedded Controller that executes all ASM51 instructions and has the same instruction set as the Intel 80C51. The IA8X44 can access the instructions from two types of program memory, serves software and hardware interrupts, provides an interface for serial communications and a timer system. The IA8X44 is fully compatible with the Intel 8X44 series. A block diagram is shown in Figure 1.

Functional Block Diagram Figure 1

I/O for Memory, SIU, DMA, Interrupts, Timers



SDLC COMMUNICATIONS CONTROLLER

I/O Signal Description

Table 1 below describes the I/O characteristics for each signal on the IC. The signal names correspond to the signal names on the pinout diagrams provided. Table 16 refers to the variants between the IA8044 and the IA8344. Environmental/Qualification Levels are listed in Table 17.

I/O Characteristics

Table 1

Name	Туре	Description
RST	I	Reset. This pin when held high for two machine cycles while
		the oscillator is running will cause the chip to reset.
ALE	О	Address Latch Enable. Used to latch the address on the falling
		edge for external memory accesses.
PSEN	О	Program Store Enable. When low acts as an output enable for
		external program memory.
EA	I	External Access. When held low EA will cause the IA8X44 to
		fetch instructions from external memory.
P0.7 - P0.0	I/O	Port 0. 8 bit I/O port and low order multiplexed address/data
		byte for external accesses.
P1.7 – P1.0	I/O	Port 1. 8 bit I/O port. Two bits have alternate functions, P1.6
		(RTS) and P1.7 (CTS).
P2.7 – P2.0	I/O	Port 2. 8 bit I/O port. It also functions as the high order
		address byte during external accesses.
P3.7 – P3.0	I/O	Port 3. 8 bit I/O port. Port 3 bits also have alternate functions
		as described below.
		P3.0 – RXD. Receive data input for SIU or direction control
		for P3.1 dependent upon datalink configuration.
		P3.1 – TXD. Transmit data output for SIU or data
		input/output dependent upon datalink configuration. Also
		enables diagnostic mode when cleared.
		P3.2 – INT0. Interrupt 0 input or gate control input for
		counter 0.
		P3.3 – INT1. Interrupt 1 input or gate control input for
		counter 1.
		P3.4 – T0. Input to counter 0. P3.5 – SCLK/T1. SCLK input to SIU or input to counter 1.
		P3.6 – WR. External memory write signal.
		P3.7 – RD. External memory read signal.
XTAL1	I	Crystal Input 1. Connect to VSS when external clock is used
XIII		on XTAL2.
XTAL2	O	Crystal Input 2. Can connect to a crystal or external clock.
VSS	P	Ground.
VCC	P	+5V power.
	_	p

Memory Organization

Program Memory

Program Memory includes interrupt and Reset vectors. The interrupt vectors are spaced at 8-byte intervals, starting from 0003H for External Interrupt 0.

Table 2: Reset Vectors

Location	Service
0003H	External Interrupt 0
000BH	Timer 0 overflow
0013H	External Interrupt 1
001BH	Timer 1 overflow
0023H	SIU Interrupt

These locations may be used for program code, if the corresponding interrupts are not used (disabled). The Program Memory space is 64K, from 0000H to FFFFH. The lowest 4K of program code (0000H to 0FFFH) can be fetched from external or internal Program Memory. This selection is made by strapping pin 'EA' (External Address) to GND or VCC. If during reset, 'EA' is held low, all the program code is fetched from external memory. If, during reset, 'EA' is held high, the lowest 4K of program code (0000H to 0FFFH) is fetched from internal memory (ROM).

Data Memory

External Data Memory


The IA8X44 MicroController core incorporates the Harvard architecture, with separate code and data spaces. The code from external memory is fetched by 'psen' strobe, while data is read from RAM by bit 7 of P3 (read strobe) and written to RAM by bit 6 of P3 (write strobe). The External Data Memory space is active only by addressing through use of the 16 bit Data Pointer Register (DPTR). A smaller subset of external data memory (8 bit addressing) may be accessed by using the MOVX instruction with register indexed addressing.

SDLC COMMUNICATIONS CONTROLLER

Internal Data Memory

The Internal Data Memory address is always 1 byte wide. The memory space is 192 bytes large (00H to BFH), and can be accessed by either direct or indirect addressing. The Special Function Registers occupy the upper 128 bytes. This SFR area is available only by direct addressing. Internal memory which overlaps the SFR address space is only accessible by indirect addressing.

Figure 2: Internal Memory



8044 Internal Data Memory Addresses 00h to FFh

<u>Bit Addressable Memory</u>
Both the internal RAM and the Special Function Registers have locations that are bit addressable in addition to the byte addressable locations.

Table 3: SFR Bit Addressable Locations

Byte Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Register
F0h	F7h	F6h	F5h	F4h	F3h	F2h	F1h	F0h	В
E0h	E7h	E6h	E5h	E4h	E3h	E2h	E1h	E0h	ACC
D8h	DFh	DEh	DDh	DCh	DBh	DAh	D9h	D8h	NSNR
D0h	D7h	D6h	D5h	D4h	D3h	D2h	D1h	D0h	PSW
C8h	CFh	CEh	CDh	CCh	CBh	CAh	C9h	C8h	STS
B8h	BFh	BEh	BDh	BCh	BBh	BAh	B9h	B8h	IP
B0h	B7h	B6h	B5h	B4h	B3h	B2h	B1h	B0h	P3
A8h	AFh	AEh	ADh	ACh	ABh	AAh	A9h	A8h	IE
A0h	A7h	A6h	A5h	A4h	A3h	A2h	A1h	A0h	P2
90h	97h	96h	95h	94h	93h	92h	91h	90h	P1
88h	8Fh	8Eh	8Dh	8Ch	8Bh	8Ah	89h	88h	TCON
80h	87h	86h	85h	84h	83h	82h	81h	80h	P0

Table 4: Internal RAM Bit Addressable Locations

Byte Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
30h-BFh	Upper Internal Ram locations							
2Fh	7Fh	7Eh	7Dh	7Ch	7Bh	7Ah	79h	78h
2Eh	77h	76h	75h	74h	73h	72h	71h	70h
2Dh	6Fh	6Eh	6Dh	6Ch	6Bh	6Ah	69h	68h
2Ch	67h	66h	65h	64h	63h	62h	61h	60h
2Bh	5Fh	5Eh	5Dh	5Ch	5Bh	5Ah	59h	58h
2Ah	57h	56h	55h	54h	53h	52h	51h	50h
29h	4Fh	4Eh	4Dh	4Ch	4Bh	4Ah	49h	48h
28h	47h	46h	45h	44h	43h	42h	41h	40h
27h	3Fh	3Eh	3Dh	3Ch	3Bh	3Ah	39h	38h
26h	37h	36h	35h	34h	33h	32h	31h	30h
25h	2Fh	2Eh	2Dh	2Ch	2Bh	2Ah	29h	28h
24h	27h	26h	25h	24h	23h	22h	21h	20h
23h	1Fh	1Eh	1Dh	1Ch	1Bh	1Ah	19h	18h
22h	17h	16h	15h	14h	13h	12h	11h	10h
21h	0Fh	0Eh	0Dh	0Ch	0Bh	0Ah	09h	08h
20h	07h	06h	05h	04h	03h	02h	01h	00h
18h-1Fh				Register	Bank 3			
10h-17h				Register	Bank 2			
08h-0Fh				Register	Bank 1			
00h-07h				Register	Bank 0			

SDLC COMMUNICATIONS CONTROLLER

Instruction Set

The 8X44 architecture and instruction set are identical to the 8051's. The following tables give a survey of the instruction set of the IA8X44 Microcontroller core.

Table 5: Arithmetic Operations

Mnemonic	Description	Byte	Cycle
ADD A,Rn	Add register to accumulator	1	1
ADD A, direct	Add direct byte to accumulator	2	1
ADD A,@Ri	Add indirect RAM to accumulator	1	1
ADD A,#data	Add immediate data to accumulator	2	1
ADDC A,Rn	Add register to accumulator with carry flag	1	1
ADDC A, direct	Add direct byte to A with carry flag	2	1
ADDC A,@Ri	Add indirect RAM to A with carry flag	1	1
ADDC A,#data	Add immediate data to A with carry flag	2	1
SUBB A,Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	1
SUBB A,@Ri	Subtract indirect RAM from A with borrow	1	1
SUBB A,#data	Subtract immediate data from A with borrow	2	1
INC A	Increment accumulator	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	1
INC @ Ri	Increment indirect RAM	1	1
DEC A	Decrement accumulator	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	1
DEC @Ri	Decrement indirect RAM	1	1
INC DPTR	Increment data pointer	1	2
MUL A,B	Multiply A and B	1	4
DIV A,B	Divide A by B	1	4
DA A	Decimal adjust accumulator	1	1

Table 6: Logic Operations

Mnemonic	Description	Byte	Cycle
ANL A,Rn	AND register to accumulator	1	1
ANL A, direct	AND direct byte to accumulator	2	1
ANL A,@Ri	AND indirect RAM to accumulator	1	1
ANL A,#data	AND immediate data to accumulator	2	1
ANL direct,A	AND accumulator to direct byte	2	1
ANL direct,#data	AND immediate data to direct byte	3	2
ORL A,Rn	OR register to accumulator	1	1
ORL A,direct	OR direct byte to accumulator	2	1
ORL A,@Ri	OR indirect RAM to accumulator	1	1
ORL A,#data	OR immediate data to accumulator	2	1
ORL direct,A	OR accumulator to direct byte	2	1
ORL direct,#data	OR immediate data to direct byte	3	2
XRL A,Rn	Exclusive OR register to accumulator	1	1
XRL A,direct	Exclusive OR direct byte to accumulator	2	1
XRL A,@Ri	Exclusive OR indirect RAM to accumulator	1	1
XRL A,#data	Exclusive OR immediate data to accumulator	2	1
XRL direct,A	Exclusive OR accumulator to direct byte	2	1
XRL direct,#data	Exclusive OR immediate data to direct byte	3	2
CLR A	Clear accumulator	1	1
CPL A	Complement accumulator	1	1
RL A	Rotate accumulator left	1	1
RLC A	Rotate accumulator left through carry	1	1
RR A	Rotate accumulator right	1	1
RRC A	Rotate accumulator right through carry	1	1
SWAP A	Swap nibbles within the accumulator	1	1

Table 7: Data Transfer

Mnemonic	Description	Byte	Cycle
MOV A,Rn	Move register to accumulator	1	1
MOV A, direct	Move direct byte to accumulator	2	1
MOV A,@Ri	Move indirect RAM to accumulator	1	1
MOV A,#data	Move immediate data to accumulator	2	1
MOV Rn,A	Move accumulator to register	1	1
MOV Rn, direct	Move direct byte to register	2	2
MOV Rn,#data	Move immediate data to register	2	1
MOV direct,A	Move accumulator to direct byte	2	1
MOV direct,Rn	Move register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3 2	2
MOV direct,@Ri	Move indirect RAM to direct byte		2
MOV direct,#data	Move immediate data to direct byte	3	2
MOV @Ri,A	Move accumulator to indirect RAM	1	1
MOV @Ri,direct	Move direct byte to indirect RAM	2	2
MOV @ Ri, #data	Move immediate data to indirect RAM	2	1
MOV DPTR, #data16	Load data pointer with a 16-bit constant	3	2
	R Move code byte relative to DPTR to accumulator	1	2 2
MOVC A,@A + PC	Move code byte relative to PC to accumulator	1	
MOVX A,@Ri	Move external RAM (8-bit addr.) to A	1	2
MOVX A,@DPTR	Move external RAM (16-bit addr.) to A	1	2
MOVX @Ri,A	Move A to external RAM (8-bit addr.)	1	2
MOVX @DPTR,A	Move A to external RAM (16-bit addr.)	1	2
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A,Rn	Exchange register with accumulator	1	1
XCH A,direct	Exchange direct byte with accumulator	2	1
XCH A,@Ri	Exchange indirect RAM with accumulator	1	1
XCHD X,@ Ri	Exchange low-order nibble indir. RAM with A	1	1

Table & Boolean Manipulation

Mnemonic	Description	Byte	Cycle
CLR C	Clear carry flag	1	1
CLR bit	Clear direct bit	2	1
SETB C	Set carry flag	1	1
SETB bit	Set direct bit	2	1
CPL C	Complement carry flag	1	1
CPL bit	Complement direct bit	2	1
ANL C,bit	AND direct bit to carry flag	2	2
ANL C,bit	AND complement of direct bit to carry	2	2
ORL C,bit	OR direct bit to carry flag	2	2
ORL C,bit	OR complement of direct bit to carry	2	2
MOV C,bit	Move direct bit to carry flag	2	1
MOV bit,C	Move carry flag to direct bit	2	2

Table 9: Program Branches

Mnemonic	Description	Byte	Cycle
ACALL addr11	Absolute subroutine call	2	2
LCALL addr16	Long subroutine call	3	2
RET Return	from subroutine	1	2
RETI Return	from interrupt	1	2
AJMP addr11	Absolute jump	2	2
LJMP addr16	Long jump	3	2
SJMP rel	Short jump (relative addr.)	2	2
JMP @A + DPTR	Jump indirect relative to the DPTR	1	2
JZ rel	Jump if accumulator is zero	2	2
JNZ rel	Jump if accumulator is not zero	2	2
JC rel	Jump if carry flag is set	2	2
JNC rel	Jump if carry flag is not set	2	2
JB bit,rel	Jump if direct bit is set	3	2
JNB bit,rel	Jump if direct bit is not set	3	2
JBC bit,rel	Jump if direct bit is set and clear bit	3	2
CJNE A,direct,rel	Compare direct byte to A and jump if not equal	3	2
CJNE A,#data,rel	Compare immediate to A and jump if not equal	3	2
CJNE Rn,#data rel	Compare immed. to reg. and jump if not equal	3	2
CJNE @Ri,#data,rel	Compare immed. to ind. and jump if not equal	3	2
DJNZ Rn,rel	Decrement register and jump if not zero	2	2
DJNZ direct,rel	Decrement direct byte and jump if not zero	3	2
NOP	No operation	1	1

SDLC COMMUNICATIONS CONTROLLER

Special Function Registers

The IA8X44 contains the following special function registers:

ACC Accumulator В B register *

PSW program Status Word *

SP Stack Pointer

DPTR Data Pointer (DPH and DPL)

P0 Port 0 * P1 Port 1 * P2 Port 2 * Port 3 * P3

IP Interrupt Priority * ΙE Interrupt Enable * **TMOD** Timer/Counter Mode **TCON** Timer/Counter Control * TH0 Timer/Counter 0 high byte Timer/Counter 0 low byte TL0 Timer/Counter 1 high byte TH1 Timer/Counter 1 low byte TL1

SMD Serial Mode

STS SIU Status and Command * **NSNR** SIU Send/Receive Count *

STAD SIU Station Address

TBS **Transmit Buffer Start Address TBL** Transmit Buffer Length Transmit Control Byte **TCB** RBS Receive Buffer Start Address **RBL** Receive Buffer Length Receive Field Length RFL Receive Control Byte RCB

DMA CNT DMA Count

FIFO contents (3 bytes) **FIFO SIUST SIU State Counter**

Ports

Ports P0, P1, P2 and P3 are Special Function Registers. The contents of the SFR can be observed on corresponding pins on the chip. Writing a '1' to any of the ports causes the corresponding pin to be at high level (VCC), and writing a '0' causes the corresponding pin to be held at low level (GND).

All four ports on the chip are bi-directional. Each of them consists of a Latch (SFR P0 to P3), an output driver, and an input buffer, so the CPU can output or read data through any

^{* -} These registers are bit addressable.

SDLC COMMUNICATIONS CONTROLLER

of these ports if they are not used for alternate purposes.

Ports P0, P1, P2 and P3 can perform some alternate functions. Ports P0 and P2 are used to access external memory. In this case, port 'p0' outputs the multiplexed lower 8 bits of address with 'ale' strobe high and then reads/writes 8 bits of data. Port P2 outputs the higher 8 bits of address. Keeping 'ea' pin low (tied to GND) activates this alternate function for ports P0 and P2.

Port P3 and P1 can perform some alternate functions. The pins of Port P3 are multifunctional. They can perform additional functions as shown below.

Pin	Symbol	Function Social imput him Sotting the appropriate hits in the Special
P3.0	RxD	Serial input pin. Setting the appropriate bits in the Special Function Register SCON activates this function. Serial input data at pin P3.0 is strobed to the serial input register and can then be read by the CPU from the Special Function Register SBUF.
P3.1	TxD	Serial output pin. Setting the appropriate bits in the Special
		Function Register SCON and writing data to be transmitted to the Special Function Register SBUF activates this function. Note
		that SBUF is used to read and transmit data. The function it
D0 0	INTERO	performs is determined by the CPU operation (read or write).
P3.2	INT0	External interrupt 0 is activated on the falling edge by setting the appropriate bits in Special Function Register IE (Interrupt
		Enable)
P3.3	INT1	External interrupt 1 is activated on the falling edge by setting the
		appropriate bits in the Special Function Register IE (Interrupt Enable)
P3.4	T0	Timer/Counter 0 external input. Setting the appropriate bits in the
		Special Function Registers TCON and TMOD activates this
P3.5	T1	function. Timer/Counter 1 external input. Setting the appropriate bits in the
		Special Function Registers TCON and TMOD activates this
P3.6	WR	function. External Data Mamory write stroke active LOW. This function
P 3.0	VVK	External Data Memory write strobe, active LOW. This function is activated by a CPU write access to External Data Memory
		(MOV @DPTR, A).
P3.7	RD	External Data Memory read strobe, active LOW. This function is
		activated by a CPU read access to External Data Memory (MOV A, @DPTR).
P1.6	RTS	Request To Send output.
P1.7	CTS	Clear To Send input.

Preliminary Data Sheet

IA8X44 SDLC COMMUNICATIONS CONTROLLER

Timers/Counters

Timers 0 and 1

The C8051 has two 16-bit timer/counter registers: Timer 0 and Timer 1. Both can be configured for counter or timer operations. In timer mode, the register is incremented every machine cycle, which means that it counts up after every 12 oscillator periods. In counter mode, the register is incremented when the falling edge is observed at the corresponding input pin T0 or T1. Since it takes 2 machine cycles to recognize a 1-to-0 event, the maximum input count rate is 1/24 of the oscillator frequency. There are no restrictions on the duty cycle, however to ensure proper recognition of 0 or 1 state, an input should be stable for at least 1 machine cycle (12 clock periods).

Four operating modes can be selected for Timer 0 and Timer 1. Two Special Function Registers (TMOD and TCON) are used to select the appropriate mode.

SDLC COMMUNICATIONS CONTROLLER

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods) while the oscillator is running. The CPU responds by generating an internal reset, which is executed during the second cycle in which RST is high.

The internal reset sequence writes '0's to all SFRs except the port-latches, the Stack Pointer, SIUST and unused bits of registers.

Table 10: Reset Values

Register	Reset value
PC	0000H
ACC	0000000B
В	00000000B
PSW	00000000B
SP	00000111B
DPTR	0000H
P0 – P3	11111111B
IP	XXX00000B
IE	0XX00000B
TMOD	00000000B
TCON	0000000B
TH0	00000000B
TL0	00000000B
TH1	00000000B
TL1	0000000B
SMD	0000000B
STS	00000000B
NSNR	00000000B
STAD	00000000B
TBS	00000000B
TBL	00000000B
TCB	00000000B
RBS	00000000B
RBL	00000000B
RFL	0000000B
RCB	0000000B
DMA CNT	0000000B
FIFO1	0000000B
FIFO2	0000000B
FIFO3	0000000B
SIUST	00000001B

SDLC COMMUNICATIONS CONTROLLER

Interrupts

The IA8X44 provides 5 interrupt sources. There are 2 external interrupts accessible through pins INT0 and INT1, edge or level sensitive (falling edge or low level). There are, also, internal interrupts associated with Timer 0 and Timer 1, and an internal interrupt from the SIU.

External Interrupts

The choice between external interrupt level or transition activity is made by setting IT1 and IT0 bits in the Special Function Register TCON.

When the interrupt event happens, a corresponding Interrupt Control Bit is set (IT0 or IT1). This control bit triggers an interrupt if the appropriate interrupt bit is enabled. When the interrupt service routine is vectored, the corresponding control bit (IT0 or IT1) is cleared provided that the edge triggered mode was selected. If level mode is active, the external requesting source controls flags IT0 or IT1 by the logic level on pins INT0 or INT1 (0 or 1). Recognition of an interrupt event is possible, if during high to low transitions, both high

Timer0 and Timer 1 Interrupts

Timer 0 and 1 interrupts are generated by TF0 and TF1 flags, which are set by the rollover of Timer 0 and 1, respectively. When an interrupt is generated, the flag that caused this interrupt is cleared by the hardware, if the CPU accessed the corresponding interrupt service vector. This can be done only if this interrupt is enabled in the IE register.

Serial Interface Unit Interrupt

The SIU generates an interrupt when a frame is received or transmitted. No interrupts are generated for a received frame with errors.

Interrupt Priority Level Structure

There are two priority levels in the IA8X44, and any interrupt can be individually programmed to a high or low priority level. Modifying the appropriate bits in the Special Function Register IP can accomplish this. A low priority interrupt service routine will be interrupted by a high priority interrupt. However, the high priority interrupt can not be interrupted.

If two interrupts of the same priority level occur, an internal polling sequence determines which of them will be processed first. This polling sequence is a second priority structure defined as follows:

IE0 1 – highest TF0 2 IE1 3 TF1 4 SIU – lowest

Interrupt Handling

The interrupt flags are sampled during each machine cycle. The samples are polled during the next machine cycle. If an interrupt flag is captured, the interrupt system will generate an LCALL instruction to the appropriate service routine, provided that this is not disabled by the following conditions:

- 1. An interrupt of the same or higher priority is processed
- 2. The current machine cycle is not the last cycle of the instruction (the instruction can not be interrupted).
- 3. The instruction in progress is RETI or any write to IE or IP registers. Note that if an interrupt is disabled and the interrupt flag is cleared before the blocking condition is removed, no interrupt will be generated, since the polling cycle will not sample any active interrupt condition. In other words, the interrupt condition is not remembered. Every polling cycle is new.

SIU — Serial Interface Unit

The SIU is a serial interface customized to support SDLC/HDLC protocol. As such it supports Zero Bit insertion/deletion, Flags automatic access recognition and a 16 bit CRC. The SIU has two modes of operation AUTO and FLEXIBLE. The AUTO mode uses a subset of the SDLC protocol implemented in hardware. This frees the CPU from having to respond to every frame but limits the frame types. In the FLEXIBLE mode every frame is under CPU control and therefore more options are available. The SIU is controlled by and communicates to the CPU by using several special function registers (SFRs). Data transmitted to or received by the SIU is stored in the 192 byte internal RAM in blocks referred to as the transmit and receive buffers. The SIU can support operation in one of three serial data link configurations: 1) half-duplex, point-to-point, 2) half-duplex, multipoint, 3) loop.

SIU Special Function Registers

The CPU controls the SIU and receives status from the SIU via eleven special function registers. The Serial Interface Unit Control Registers are detailed below:

SDLC COMMUNICATIONS CONTROLLER

Serial Mode Register (SMD):

The serial mode register sets the operational mode of the SIU. The CPU can read and write SMD. The SIU can read SMD. To prevent conflicts between CPU and SIU accesses to SMD the CPU should write SMD only when RTS and RBE bits in the STS register are both zero. SMD is normally only accessed during initialization. This register is byte addressable. SMD (C9H)

Bit:	1	6	5	4	3	2	1	U	
	SCM2	SCM1	SCM0	NRZ	LOO	PFS	NB	NFC]
				Ι	P			S	
									_
SMD.0	N	IFCS	Wh	en set se	elects No	FCS fi	eld co	ntained i	in the SDLC frame.
SMD.1	N	ΙB	No	n-buffer	ed mode	. No c	ontrol	field con	ntained in SDLC frame.
SMD.2	P	FS	Pre	-frame s	ync mod	e. Whe	en set	causes tv	wo bytes to be
			tran	smitted	before th	ne first	flag of	f the frai	me for DPLL
									ansmitted otherwise 55H.
			U		s that 16				
SMD.3	L	OOP	Wh	en set se	elects loo	p confi	guratio	on.	
SMD.4	N	IRZI	When set selects NRZI encoding otherwise NRZ.						
SMD.5	S	CM0	Select clock mode - bit 0.						
SMD.6	S	CM1	Sele	ct clock	mode - l	bit 1.			
SMD.7	S	CM2	Sele	ct clock	mode - l	bit 2.			

Table 11: SMD Select Clock Mode Bits

SCM	Clock Mode	Data Rate
2 1 0		(Bits/sec)*
0 0 0	Externally clocked	$0 - 2.4 M^{**}$
0 0 1	Undefined	
010	Self clocked, timer overflow	244 - 62.5K
0 1 1	Undefined	
100	Self clocked, external 16X	0 - 375K
101	Self clocked, external 32X	0 - 187.5K
1 1 0	Self clocked, internal fixed	375K
1 1 1	Self clocked, internal fixed	187.5K

^{*} based on a12 MHz crystal frequency

Status/Command Register (STS):

The Status/Command register provides SIU control from and status to the CPU. The SIU can read the STS and can write certain bits in the STS. The CPU can read and write the STS. Accessing the STS by the CPU via 2 cycle instructions (JBC bit,rel and MOV bit,C) should not be used. STS is bit addressable.

^{**} 0 - 1M bps in loop configuration

STS (C8	SH)									
Bit:	7	6	5	4	3	2	1	0		
	TBF F	RBE	RTS	SI	BOV	OPB	AM	RBP		
STS.0	RBP)							vriting of data	
			the re	eceive l	buffer. C	Causes R	NR res _l	ponse ins	stead of RR in	n AUTO
			mode							
STS.1	AM								AUTO mod	
						selects	the add	ressed m	ode when set	t. The SIU
				lear Al		_				
STS.2	OPE	3							TO respond	
arra a	D 0.1								et or clear the	e OPB.
STS.3	BO	V	Receive buffer overrun. The SIU can set or clear BOV. SIU interrupt. This bit is set by the SIU and should be cleared							
STS.4	SI									eared
omo r	рша								upt routine.	
STS.5	RTS	•							J is ready to	A LITTO
					is transm	itting. I	May be	written b	y the SIU in	AUTO
CTTC 0	DDE	7	mode		· ·	DDE	1	41 CD	TT 1	1 .
STS.6	RBE	<u>.</u>							U when it is i	
					ime or na ne has be			ourrer. 1	t is cleared by	the SIU
STS.7	TDE	7						ho CDII	to indicate th	aat tha
313.7	TBF	'					J		to indicate th	iat the
			uans	ını bu	ffer is rea	iuy anu (cieareu	by tile Si	.U.	

Send/Receive count register (NSNR):

The NSNR contains both the transmit and receive sequence numbers in addition to the tally error indications. The CPU can read and write the STS. Accessing the STS by the CPU via 2 cycle instructions (JBC bit,rel and MOV bit,C) should not be used. The SIU can read and write the NSNR. NSNR is bit addressable.

NSNR (D8H)									
Bit:	7	6	5	4	3	2	1	0		
	NS2	NS1	NS0	SES	NR2	NR1	NR0	SER		
·-									_	
NSNR.0		SE	iR	Sequ	ience err	or receiv	e. NS	(P) ? NI	₹ (S).	
NSNR.1		NI	R0	Receive sequence counter, Bit 0.						
NSNR.2		NI	R1	Receive sequence counter, Bit 1.						
NSNR.3		NI	R2	Receive sequence counter, Bit 2.						
NSNR.4	:	SE	'S	Sequence error send. NR (P)? NS (S) a					S) and	
				NR (P) ? NS (S) + 1.				,		
NSNR.5	NSNR.5		So Send sequence counter, Bit 0				NS0).	
NSNR.6		NS	S1	Send sequence counter, Bit 1.						
NSNR.7				Send sequence counter, Bit 2.						

Data Clocking Options

The SIU may be clocked in one of two ways, with an external clock or in a self-clocked mode.

In the external clocked mode a serial clock must be provided on SCLK. This clock must be synchronized to the serial data. Incoming data is sampled at the rising edge of SCLK. Outgoing data is shifted out at the falling edge of SCLK.

In the self-clocked mode the SIU uses a reference clock and the serial data to reproduce the serial data clock. The reference clock can be an external source applied to SCLK, the IA8X44's internal clock or the timer 1 overflow. The reference clock must be 16x or 32x the data rate. A DPLL uses the reference clock and the serial data to adjust the sample time to the center of the serial bit. It does this by adjusting from a serial data transition in increments of 1/16 of a bit time.

The maximum data rate in the externally clocked mode is 2.4Mbps in half-duplex configuration and 1.0Mbps in a loop configuration. The maximum data rate in the self-clocked mode with an external clock is 375Kbps. The maximum data rate in the self-clocked mode with an internal clock will depend on the frequency of the IA8X44's input clock. An IA8X44 using a 12MHz input clock can operate at a maximum data rate of 375Kbps.

Operational Modes

The SIU operates in one of two modes, AUTO or FLEXIBLE. The mode selected determines how much intervention is required by the CPU when receiving frames. In both modes short frames, aborted frames, and frames with CRC errors will be ignored.

AUTO mode allows the SIU to recognize and respond to specific SDLC frames without the CPUs intervention. This provides for a faster turnaround time but restricts the operation of the SIU. When in AUTO mode the SIU can only act as a normal response secondary station and responses will adhere to IBM's SDLC definitions.

When receiving in the AUTO mode the SIU receives the frame and examines the control byte. It will then take the appropriate action for that frame. If the frame is an information frame the SIU will load the receive buffer, interrupt the CPU and make the required response to the primary station. The SIU in AUTO mode can also respond to the following commands from the primary station.

RR (Receive ready),
RNR (Receive Not Ready),
REJ (Reject),
LIP (Lippumbered Poll), also called NSP (Non Sequenced Poll),

UP (Unnumbered Poll) also called NSP (Non-Sequenced Poll) or ORP (Optional Response Poll).

In AUTO mode when the transmit buffer is full the SIU can transmit an information frame when polled for information. After transmission the SIU waits for acknowledgement from the receiving station. If the response is positive the SIU interrupts the CPU. If the response is negative the SIU retransmits the frame. The SIU can send the following responses to the primary station.

RR (Receive Ready), RNR (Receive Not Ready).

The FLEXIBLE mode requires the CPU to control the SIU for both transmitting and receiving. This slows response time but allows full SDLC and HDLC compatibility as well as variations. In FLEXIBLE mode the SIU can act as a primary station. The SIU will interrupt the CPU after completion of a transmission without waiting for a positive acknowledgement from the receiving station.

Frame Format Options

The various frame formats available with the IA8X44 are the standard SDLC format, the no control field format, the no control field and no address field format and the no FCS field format.

The standard SDLC format consists of an opening flag, an 8-bit address field, an 8-bit control field, and n-byte information field, a 16-bit frame check sequence field and a closing flag. The FCS is generated by the CCIT-CRC polynomial (X16 + X12 + X5 + 1). The address and control fields may not be extended. The address is contained in STAD and the control filed is contained in either RCB or TCB. This format is supported by both AUTO and FLEXIBLE modes.

The no control field format is only supported by the FLEXIBLE mode. In this format TCB and RCB are not used and the information field starts immediately after the address field.

The no control field and no address field format is only supported by the FLEXIBLE mode. In this format STAD, TCB and RCB are not used and the information field starts immediately after the opening flag. This option can only be used with the no control field option.

The no FCS field format prevents an FCS from being generated during transmission or being checked during reception. This option may be used in conjunction with the other frame format options. This option will work with both FLEXIBLE and AUTO modes. In AUTO mode it could cause protocol violations.


HDLC Restrictions

The IA8X44 supports a subset of the HDLC protocol. The differences include the restriction by the IA8X44 of the serial data to be in 8-bit increments. In contrast HDLC allows for any number of bits in the information field. HDLC provides an unlimited address field and an extended frame number sequencing. HDLC does not support loop configuration.

SIU Details

The SIU is composed of two functional blocks with each having several sub blocks. The two blocks are called the bit processor (BIP) and the byte processor (BYP).

Figure 3: Bit and Byte Processors



BIP

The BIP consists of the DPLL, NRZI encoder/decoder, serial/parallel shifter, zero insertion/deletion, shutoff logic and FCS generation/checking. The NRZI logic compares the current bit to the previous bit to determine if the bit should be inverted. The serial shifter converts the outgoing byte data to bit data and incoming bit data to byte data. The zero insert/delete circuitry inserts and deletes zeros and also detects flags, go-aheads (GA) and aborts. The pattern 1111110 is detected as an early go-ahead that can be turned into a flag in loop configurations. The shutoff detector is a three bit counter that is used to detect a sequence of eight zeros, which is the shutoff command in loop mode transmissions. It is cleared whenever a one is detected. The FCS logic performs the generation and checking of the FCS value according to the polynomial described above. The FCS register is set to all 1's prior to each calculation. If a CRC error is generated on a receive frame the SIU will not interrupt the CPU and the error will be cleared upon receiving an opening flag.

BYP

The BYP contains registers and controllers used to perform the manipulations required for SDLC communications. The BYP registers may be accessed by the CPU (see SFR section above). The BYP contains the SIU state machine which controls transmission and reception of frames.


Diagnostics

A diagnostic mode is included with the IA8X44 to allow testing of the SIU. Diagnostics use port

SDLC COMMUNICATIONS CONTROLLER

pins P3.0 and P3.1. Writing a 0 to P3.1 enables the diagnostic mode. When P3.1 is cleared writing data to P3.0 has the effect of writing a serial data stream to the SIU. P3.0 is the serial data and any write to port 3 will clock SCLK. The transmit data may be monitored on P3.1 with any write to port 3 again clocking SCLK. In the test mode P3.0 and P3.1 pins are placed in the high impedance state.

Figure 4: Diagnostic Signal Routing



Preliminary Data Sheet

IA8X44 SDLC COMMUNICATIONS CONTROLLER

AC/DC Parameters

Table 12: DC Characteristics

Symbol	Parameter	Min	Max	Unit	Test Conditions
VIL	Input Low Voltage (Except EAn of 8744H)			V	
VIL1	Input Low Voltage to EAn of 8744H			V	
VIH	Input High Voltage (Except XTAL2, RST)			V	
VIH1	Input High Voltage to XTAL2, RST			V	
VOL	Output Low Voltage (Ports 1, 2, 3)*			V	
VOL1	Output Low Voltage (Ports 0, ALE, PSENn)*				
	8744H			V	
				V	
	8044AH/8344AH			V	
VOH	Output High Voltage (Ports 1,2,3)			V	
VOH1	Output High Voltage (Port 0 in External Bus Mode,			V	
	ALE, PSENn)				
IIL	Logical 0 Input Current (Ports 1, 2, 3)			μA	
IIL1	Logical 0 Input Current to EAn of 8744H only			mA	
IIL2	Logical 0 Input Current (XTAL2)			mA	
ILI	Input Leakage Current (Port 0)				
	8744H			μΑ	
	8044AH/8344AH			μA	
IIH	Logical 1 Input Current to EAn of 8744H			μA	
IIH1	Input Current to RST to Activate Reset			μA	
ICC	Power Supply Current:				
	8744H			mA	
	8044AH/8344AH			mA	
CIO	Pin Capacitance			pF	

^{*}Notes: Design, Static and Dynamic Timing Characterization in Progress.

A.C. Characteristics

Table 13: External Program Memory Characteristics

Symbol	Parameter	eter 12 MHz Osc		Variable Cl = 3.5 MHz	Unit	
		Min	Max	Min	Max	
TLHLL	ALE Pulse Width					ns
TAVLL	Address Valid to ALE Low					ns
TLLAX ¹	Address Hold After ALE Low					ns
TLLIV	ALE Low to Valid Instr. In. 8744H 8044AH/8344AH					ns
TLLPL	ALE Low to PSENn Low					ns
TPLPH	PSENn Pulse Width 8744H 8044AH/8344AH					ns ns
TPLIV	PSENn Low to Valid Instr. In 8744H 8044AH/8344AH					ns ns
TPXIX	Input Instr. Hold After PSENn					ns
TPXIZ ²	Input Instr. Float After PSENn					ns
TPXAV ²	PSENn to Address Valid					ns
TAVIV	Address to Valid Instr. In					
	8744H 8044AH/8344AH					ns ns
TAZPL	Address Float to PSENn					ns

Notes:

- 1.TLLAX for access to program memory is different from TLLAX for data memory.
- 2. Interfacing RUPI-44 devices with float times up to 75ns is permissible. This limited bus contention will not cause any damage to Port 0 drivers

Table 14: External Data Memory Characteristics

Symbol	Parameter	12 MF	Iz Osc	Variable Cloc 3.5 MHz 7	Unit	
		Min	Max	Min	Max	
TRLRH	RDn Pulse Width					ns
TWLWH	WRn Pulse Width					ns
TLLAX	Address Hold After ALE					ns
TRLDV	RDn Low to Valid Data In.					ns
TRHDX	Data Hold After RDn					ns
TRHDZ	Data Float After RDn					ns
TLLDV	ALE Low to Valid Data In					ns
TAVDV	Address to Valid Data In.					ns
TLLWL	ALE Low to RDn or WRn Low					ns
TAVWL	Address to RDn or WRn Low					ns
TQVWX	Data Valid to WRn Transistion					
	8744H					ns
	8044AH/8344AH					ns
TQVWH	Data Setup Before WRn High					ns
TWHQX	Data Held After WRn					ns
TRLAZ	RDn Low to Address Float					ns
TWHLH	RDn or WRn High to ALE High					
	8744H					ns
	8044AH/8344AH					ns

Table 15: Serial Interface Characteristics

Symbol	Parameter	Min	Max	Unit
TDCY	Data Clock			ns
TDCL	Data Clock Low			ns
TDCH	Data Clock High			ns
tTD	Transmit Data Delay			ns
tDSS	Data Setup Time			ns
tDHS	Data Hold Time			ns

Waveforms

Memory Access

Figure 5: Program Memory Read Cycle




Figure 6: Data Memory Read Cycle





Figure 7: Data Memory Write Cycle



Serial I/O Waveforms

Figure 8: Synchronous Data Transmission





Figure 9: Synchronous Data Reception



SDLC COMMUNICATIONS CONTROLLER

IA8X44 Variants

Table 16


	4kB internal ROM with R0117 version 2.1 firmware, 192 byte internal RAM (Expandable to 256 Bytes), 64kB external program and data space.
IA8344	192 byte internal RAM, 64kB external program and data space.

Qualification Levels Table 17

Part Number	Environmental/ Qual Level
IA8044-PDW40I	Industrial
IA8044-PLC44I	Industrial
IA8344-PDW40I	Industrial
IA8344-PLC44I	Industrial

The following diagram depicts the **innovASIC** Product Identification Number.

IAXXXXX-PPPPNNNT/SP



Package Designator Table

Package Type	<u>innov</u> ASIC
	Designator
Ceramic side brazed Dual In-line	CDB
Cerdip with window	CDW
Ceramic leaded chip carrier	CLC
Cerdip without window	CD
Ceramic leadless chip carrier	CLL
PLCC	PLC
Plastic DIP standard (300 mil)	PD
Plastic DIP standard (600 mil)	PDW
Plastic metric quad flat pack	PQF
Plastic thin quad flat pack	PTQ
Skinny Cerdip	CDS
Small outline plastic gull-wing(150 mil body)	PSO
Small outline medium plastic gull-wing (207 mil body)	PSM
Small outline narrow plastic gull wing (150 mil body)	PSN
Small outline wide plastic gull wing (300 mil body)	PSW
Skinny Plastic Dip	PDS
Shrink small outline plastic (5.3mm .208 body)	PS
Thin shrink small outline plastic	PTS
Small outline large plastic gull wing (330 mil body)	PSL
Thin small outline plastic gull-wing (8 x 20mm) [TSOP]	PST
PGA	CPGA
BGA	CBGA

Contact **innovASIC** for other package and processing options.