



Description

The ICS604 is the most cost effective way to generate high quality, high frequency clocks for Intel's latest generation of graphics controllers. It provides 48 MHz for the graphics controller, a 24.576 MHz clock for video or audio, as well as a 14.31818 MHz buffered output for the system clock. Using patented Phase-Locked-Loop (PLL) techniques, the ICS604 requires only a standard fundamental mode, inexpensive crystal.


ICS makes additional devices to meet multiple graphic system requirements. If the 24.576 MHz clock is not needed, use the ICS513. If additional frequencies are required for different video encoders and decoders, see the ICS614-01.

Features

- Packaged as 8 pin SOIC or die
- Compatible with Intel graphics controllers
- Zero ppm synthesis error on 48 MHz output
- Input frequency of 14.31818 MHz
- Output clock frequencies of 48 MHz, 24.576 MHz, plus 14.31818 MHz Reference output
- Low jitter
- Operating voltages of 3.0 to 5.5 V
- Full CMOS-level outputs with 25 mA drive capability at TTL levels
- Advanced, low power CMOS process




Block Diagram





Pin Assignment



Pin Descriptions

Number	Name	Type	Description
1	X1/ICLK	XI	Crystal connection for 14.31818 MHz crystal, or clock input.
2	VDDC	P	Connect to +3.3V or +5V. +5 V recommended for lowest output noise (jitter).
3	GND	P	Connect to ground.
4	14.3M	O	Buffered crystal oscillator output clock.
5	48M	O	48.0 MHz clock output for Intel graphics controller.
6	24.576M	O	24.576 MHz clock output.
7	VDDIO	P	Connect to +3.3 V or +5 V. Cannot be greater than VDDC.
8	X2	XO	Crystal connection for 14.31818 MHz crystal. Leave unconnected for clock input.

Key: I = Input; O = output; XI, XO = crystal connections; P = power supply connection

External Components / Crystal Selection

The ICS604 requires 0.01 μ F decoupling capacitors to be connected between VDDC and GND, and between VDDIO and GND. They must be connected close to the ICS604 to minimize lead inductance. No external power supply filtering is required for this device. A 33 Ω terminating resistor can be used next to the output pins when driving 50 Ω lines. The total on-chip crystal capacitance is approximately 6 pF, and a parallel resonant, fundamental mode crystal should be used. Crystal capacitors should be connected from each of the pins X1 and X2 to Ground as shown in the Block Diagram on page 1. The value (in pF) of these crystal caps should be = $(C_L - 6) * 2$, where C_L is the crystal load capacitance in pF. For a clock input, connect to X1 and leave X2 unconnected (no capacitors on either).

**Electrical Specifications**


Parameter	Conditions	Minimum	Typical	Maximum	Units
ABSOLUTE MAXIMUM RATINGS (note 1)					
Supply Voltage, VDDC or VDDIO	Referenced to GND			7	V
Inputs	Referenced to GND	-0.5		VDDC+0.5	V
Clock Outputs	Referenced to GND	-0.5		VDDC+0.5	V
Ambient Operating Temperature		0		70	C
Soldering Temperature	Max of 10 seconds			260	C
Storage temperature		-65		150	C
DC CHARACTERISTICS (VDDC = 5 V unless otherwise noted)					
Operating Voltage, VDDC		3		5.5	V
Operating Voltage, VDDIO		3		VDDC	V
Input High Voltage, VIH. Clock input	ICLK (Pin 1)	(VDDIO/2)+1	VDDIO/2		V
Input Low Voltage, VIL. Clock input	ICLK (Pin 1)		VDDIO/2	(VDDIO/2)-1	V
Output High Voltage, VOH	IOH=-8 mA	VDDIO-0.4			V
Output High Voltage, VOH	IOH=-25 mA	2.4			V
Output Low Voltage, VOL	IOL=25 mA			0.4	V
IDD Operating Supply Current	No load		18		mA
Short Circuit Current	Output clocks		100		mA
AC CHARACTERISTICS (VDDC = 5 V unless otherwise noted)					
Input Frequency, crystal input			14.31818		MHz
Input Frequency, clock input			14.31818		MHz
Actual mean frequency error vs target	48.0 MHz			0	ppm
	24.576 MHz			32	ppm
Output Clock Rise Time	0.8 to 2.0V		1		ns
Output Clock Fall Time	2.0 to 0.8V		1		ns
Output Clock Duty Cycle	at VDDIO/2	40		60	%
Absolute Clock Period Jitter, deviation from mean. VDDC = 5 V, VDDIO = 3.3 V	48.0 MHz		±250		ps
	24.576 MHz		±125		ps
Absolute Clock Period Jitter, deviation from mean. VDDC = 3.3 V, VDDIO = 3.3 V	48.0 MHz		±350		ps
	24.576 MHz		±160		ps
One Sigma Clock Period Jitter, VDDC = 5 V, VDDIO = 3.3 V	48.0 MHz		90		ps
	24.576 MHz		40		ps
One Sigma Clock Period Jitter, VDDC = 3.3 V, VDDIO = 3.3 V	48.0 MHz		110		ps
	24.576 MHz		50		ps

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.
- Typical values are at 25 C.



Package Outline and Package Dimensions



8 pin SOIC

Symbol	Inches		Millimeters	
	Min	Max	Min	Max
A	0.055	0.068	1.397	1.7272
b	0.013	0.019	0.330	0.483
D	0.185	0.200	4.699	5.080
E	0.150	0.160	3.810	4.064
H	0.225	0.245	5.715	6.223
e	.050 BSC		1.27 BSC	
h		0.015		0.381
Q	0.004	0.01	0.102	0.254

Ordering Information

Part/Order Number	Marking	Package	Temperature
ICS604M	ICS604M	8 pin SOIC	0 - 70 C
ICS604MT	ICS604M	8 pin SOIC on tape and reel	0 - 70 C

While the information presented herein has been checked for both accuracy and reliability, ICS assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.