

32K x 16 HIGH-SPEED CMOS STATIC RAM

DECEMBER 2000

FEATURES

- High-speed access time: 10, 12, 15, and 20 ns
- CMOS low power operation
 - 450 mW (typical) operating
 - 250 μ W (typical) standby
- TTL compatible interface levels
- Single 5V $\pm$ 10% power supply
- I/O compatible with 3.3V device
- Fully static operation: no clock or refresh required
- Three state outputs
- Industrial temperature available
- Available in 44-pin 400-mil SOJ package and 44-pin TSOP (Type II)

DESCRIPTION


The *ISSI* IS61C3216B is a high-speed, 512K static RAM organized as 32,768 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields fast access times with low power consumption.

The device is active when CE is HIGH. When CE is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, CE and $\overline{OE}$. The active LOW Write Enable ($\overline{WE}$) controls both writing and reading of the memory. A data byte allows Upper Byte ($\overline{UB}$) and Lower Byte ($\overline{LB}$) access.

The IS61C3216B is packaged in the JEDEC standard 44-pin 400-mil SOJ and 44-pin TSOP (Type II).


FUNCTIONAL BLOCK DIAGRAM




ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Silicon Solution, Inc.

PIN CONFIGURATIONS

44-Pin SOJ



44-Pin TSOP (Type II)



PIN DESCRIPTIONS

A0-A14	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input

$\overline{LB}$	Lower-byte Control (I/O0-I/O7)
$\overline{UB}$	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vcc	Power
GND	Ground

TRUTH TABLE

Mode	$\overline{WE}$	CE	$\overline{OE}$	$\overline{LB}$	$\overline{UB}$	I/O0-I/O7	I/O8-I/O15	Vcc Current
Not Selected	X	L	X	X	X	High-Z	High-Z	I _{SB1} , I _{SB2}
Output Disabled	H	H	H	X	X	High-Z	High-Z	I _{CC}
	X	H	X	H	H	High-Z	High-Z	
Read	H	H	L	L	H	DOUT	High-Z	I _{CC}
	H	H	L	H	L	High-Z	DOUT	
	H	H	L	L	L	DOUT	DOUT	
Write	L	H	X	L	H	DIN	High-Z	I _{CC}
	L	H	X	H	L	High-Z	DIN	
	L	H	X	L	L	DIN	DIN	

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage with Respect to GND	-0.5 to +7.0	V
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.5	W
I _{OUT}	DC Output Current (LOW)	20	mA

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Speed	V _{CC}
Commercial	0°C to +70°C	-10, -12	5V ± 5%
		-15, -20	5V ± 10%
Industrial	-40°C to +85°C	-12	5V ± 5%
		-15, -20	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA	—	0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage ⁽¹⁾		-0.5	0.8	V
I _{LI}	Input Leakage	GND - V _{IN} - V _{CC}	-2	2	μA
I _{LO}	Output Leakage	GND - V _{OUT} - V _{CC} , Outputs Disabled	-2	2	μA

Notes:

1. V_{IL} (min.) = -3.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	-10 ns		-12 ns		-15 ns		-20 ns		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
I _{CC}	V _{CC} Dynamic Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA, f = f _{MAX}	Com.	—	300	—	270	—	250	—	230	mA
			Ind.	—	—	—	290	—	270	—	250	
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} CE • V _{IH} , f = 0	Com.	—	40	—	40	—	40	—	40	mA
			Ind.	—	—	—	45	—	45	—	45	
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{CC} = Max., CE • V _{CC} - 0.2V, V _{IN} • V _{CC} - 0.2V, or V _{IN} - 0.2V, f = 0	Com.	—	5	—	5	—	5	—	5	mA
			Ind.	—	—	—	10	—	10	—	10	

Note:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Input/Output Capacitance	V _{OUT} = 0V	8	pF

Note:

1. Tested initially and after any design or process changes that may affect these parameters.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-10		-12		-15		-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	10	—	12	—	15	—	20	—	ns
t _{AA}	Address Access Time	—	10	—	12	—	15	—	20	ns
t _{OHA}	Output Hold Time	3	—	3	—	3	—	3	—	ns
t _{ACE}	CE Access Time	—	10	—	12	—	15	—	20	ns
t _{DOE}	$\overline{\text{OE}}$ Access Time	—	5	—	5	—	7	—	8	ns
t _{HZOE} ⁽²⁾	$\overline{\text{OE}}$ to High-Z Output	0	5	0	6	0	7	—	8	ns
t _{LZOE} ⁽²⁾	$\overline{\text{OE}}$ to Low-Z Output	0	—	0	—	0	—	0	—	ns
t _{HZCE} ⁽²⁾	CE to High-Z Output	0	5	0	6	0	7	0	8	ns
t _{LZCE} ⁽²⁾	CE to Low-Z Output	4	—	4	—	4	—	4	—	ns
t _{BA}	$\overline{\text{LB}}$, $\overline{\text{UB}}$ Access Time	—	5	—	6	—	7	—	8	ns
t _{HZB}	$\overline{\text{LB}}$, $\overline{\text{UB}}$ to High-Z Output	0	5	0	6	0	7	—	8	ns
t _{LZB}	$\overline{\text{LB}}$, $\overline{\text{UB}}$ to Low-Z Output	5	—	5	—	5	—	5	—	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1a and 1b

AC TEST LOADS




Figure 1a.






Figure 1b.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($CE = V_{IH}$, $\overline{OE} = V_{IL}$, $\overline{UB}$ or $\overline{LB} = V_{IL}$)READ CYCLE NO. 2^(1,3)

Notes:

1. $\overline{WE}$ is HIGH for a Read Cycle.
2. The device is continuously selected. $CE = V_{IH}$, $\overline{OE} = V_{IL}$, $\overline{UB}$, or $\overline{LB} = V_{IL}$.
3. Address is valid prior to or coincident with CE HIGH transition.


WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

Symbol	Parameter	-10		-12		-15		-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	10	—	12	—	15	—	20	—	ns
t _{SCE}	CE to Write End	9	—	10	—	11	—	12	—	ns
t _{AW}	Address Setup Time to Write End	9	—	10	—	11	—	12	—	ns
t _{HA}	Address Hold from Write End	1	—	1	—	1	—	1	—	ns
t _{SA}	Address Setup Time	0	—	0	—	0	—	0	—	ns
t _{PWB}	$\overline{\text{LB}}$, $\overline{\text{UB}}$ Valid to End of Write	9	—	10	—	11	—	12	—	ns
t _{PWE}	$\overline{\text{WE}}$ Pulse Width	7	—	8	—	10	—	11	—	ns
t _{SD}	Data Setup to Write End	5	—	6	—	7	—	8	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	0	—	0	—	ns
t _{HZWE⁽²⁾}	$\overline{\text{WE}}$ LOW to High-Z Output	—	5	—	6	—	7	—	8	ns
t _{LZWE⁽²⁾}	$\overline{\text{WE}}$ HIGH to Low-Z Output	1	—	1	—	1	—	1	—	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of CE HIGH and $\overline{\text{UB}}$ or $\overline{\text{LB}}$, and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS

WRITE CYCLE NO. 1 ($\overline{WE}$ Controlled)⁽¹⁾**Notes:**

1. WRITE is an internally generated signal asserted during an overlap of the LOW states on $\overline{WE}$ and a HIGH state on CE inputs and at least one of the $\overline{LB}$ and $\overline{UB}$ inputs being in the LOW state.

ORDERING INFORMATION**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
10	IS61C3216B-10T	Plastic TSOP (Type II)
	IS61C3216B-10K	400-mil Plastic SOJ
12	IS61C3216B-12T	Plastic TSOP (Type II)
	IS61C3216B-12K	400-mil Plastic SOJ
15	IS61C3216B-15T	Plastic TSOP (Type II)
	IS61C3216B-15K	400-mil Plastic SOJ
20	IS61C3216B-20T	Plastic TSOP (Type II)
	IS61C3216B-20K	400-mil Plastic SOJ

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
12	IS61C3216B-12TI	Plastic TSOP (Type II)
	IS61C3216B-12KI	400-mil Plastic SOJ
15	IS61C3216B-15TI	Plastic TSOP (Type II)
	IS61C3216B-15KI	400-mil Plastic SOJ
20	IS61C3216B-20TI	Plastic TSOP (Type II)
	IS61C3216B-20KI	400-mil Plastic SOJ

ISSI®

Integrated Silicon Solution, Inc.

2231 Lawson Lane
Santa Clara, CA 95054
Tel: 1-800-379-4774
Fax: (408) 588-0806
E-mail: sales@issi.com
www.issi.com