



Integrated  
Circuit  
Systems, Inc.

ICS9159-13

## Frequency Generator and Integrated Buffer for PENTIUM™

### General Description


The ICS9159-13 generates all clocks required for high speed RISC or CISC microprocessor systems such as 486, Pentium, PowerPC,™ etc. Four different reference frequency multiplying factors are externally selectable with smooth frequency transitions. A test mode is provided to drive all clocks directly.

High drive BCLK outputs provide typically greater than 1V/ns slew rate into 30pF loads. PCLK outputs provide typically better than 1V/ns slew rate into 20pF loads while maintaining 50±5% duty cycle.

### Features

- Generates up to six processor and six bus clocks, plus two reference clocks
- Synchronous clocks skew matched to 250ps window on PCLKs and 500ps window on BCLKs
- Processor and bus clocks synchronized to each other, PCLK to BCLK skew window 600ps max
- Test clock mode eases system design
- 3.0V - 5.5V supply range
- 28-pin SOIC package

### Block Diagram



### Pin Configuration

VDD	1	REF0
X1	2	REF1
X2	3	VDD
GND	4	PCLK5
OEN	5	PCLK4
PCLK0	6	23
PCLK1	7	GND
VDD	8	BCLK5
PCLK2	9	BCLK4
PCLK3	10	20
GND	11	VDD
FS1	12	19
FS0	13	BCLK3
VDD	14	18
		BCLK2
		17
		16
		GND
		BCLK1
		15
		BCLK0

28-Pin SOIC

### Functionality

OEN	FS1	FS0	PCLK	BCLK	REF
1	0	0	50MHz	25 MHz	14.318 MHz
1	0	1	66.6 MHz	33.3 MHz	14.318 MHz
1	1	0	60 MHz	30 MHz	14.318 MHz
1	1	1	TCLK/2	TCLK/4	TCLK
0	X	X	Tristate	Tristate	Tristate

Pentium is a trademark of Intel Corporation.  
PowerPC is a trademark of Motorola Corporation.



## Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1, 8, 14, 20, 26	VDD	PWR	Power for logic, CPU and fixed frequency output buffers.
2	X1	IN	XTAL or external reference frequency input. This input includes XTAL load capacitance and feedback bias for a 12 - 16 MHz crystal, nominally 14.31818 MHz.
3	X2	OUT	XTAL output which includes XTAL load capacitance.
4, 11, 17, 23	GND	PWR	Ground for logic, CPU and fixed frequency output buffers.
6, 7, 9, 10, 24, 25	PCLK(0:3)	OUT	Processor clock outputs which are a multiple of the input reference frequency as shown in the table above.
13, 12	FS(0:1)	IN	Frequency multiplier select pins. See table above. These inputs have internal pull-up devices.
15, 16, 18, 19, 21, 22	BCLK(0:5)	OUT	Bus clock outputs are fixed at one half the PCLK frequency.
5	OEN	IN	OEN tristates all outputs when low. This input has an internal pull-up device.
28, 27	REF(0:1)	OUT	REF is a buffered copy of the crystal oscillator or reference input clock, nominally 14.31818 MHz.



## Absolute Maximum Ratings

Supply Voltage .....	7.0 V
Logic Inputs .....	GND -0.5 V to $V_{DD}$ +0.5 V
Ambient Operating Temperature .....	0°C to +70°C
Storage Temperature .....	-65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics at 3.3V

$V_{DD}$  = 3.0 – 3.7 V,  $T_A$  = 0 – 70°C unless otherwise stated

DC Characteristics						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Low Voltage	$V_{IL}$		-	-	0.2 $V_{DD}$	V
Input High Voltage	$V_{IH}$		0.7 $V_{DD}$	-	-	V
Input Low Current	$I_{IL}$	$V_{IN}=0V$	-28.0	-10.5	-	$\mu A$
Input High Current	$I_{IH}$	$V_{IN}=V_{DD}$	-5.0	-	5.0	$\mu A$
Output Low Current <sup>1</sup>	$I_{OL}$	$V_{OL}=0.8V$ ; for PCLKS & BCLKS	30.0	47.0	-	mA
Output High Current <sup>1</sup>	$I_{OH}$	$V_{OL}=2.0V$ ; for PCLKS & BCLKS	-	-66.0	-42.0	mA
Output Low Current <sup>1</sup>	$I_{OL}$	$V_{OL}=0.8V$ ; for REF CLKs	25.0	38.0	-	mA
Output High Current <sup>1</sup>	$I_{OH}$	$V_{OL}=2.0V$ ; for REF CLKs	-	-47.0	-30.0	mA
Output Low Voltage <sup>1</sup>	$V_{OL}$	$I_{OL}=15mA$ ; for PCLKS & BCLKS	-	0.3	0.4	V
Output High Voltage <sup>1</sup>	$V_{OH}$	$I_{OH}=-30mA$ ; for PCLKS & BCLKS	2.4	2.8	-	V
Output Low Voltage <sup>1</sup>	$V_{OL}$	$I_{OL}=12.5mA$ ; for REF CLKs	-	0.3	0.4	V
Output High Voltage <sup>1</sup>	$V_{OH}$	$I_{OH}=-20mA$ ; for REF CLKs	2.4	2.8	-	V
Supply Current	$I_{DD}$	@66.5 MHz; all outputs unloaded	-	55	110	mA

**Note 1:** Parameter is guaranteed by design and characterization. Not 100% tested in production.



## Electrical Characteristics at 3.3V

V<sub>DD</sub> = 3.1 – 3.7 V, T<sub>A</sub> = 0 – 70°C

AC Characteristics						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Rise Time <sup>1</sup>	T <sub>r1</sub>	20pF load, 0.8 to 2.0V PCLK & BCLK	-	0.9	1.5	ns
Fall Time <sup>1</sup>	T <sub>f1</sub>	20pF load, 2.0 to 0.8V PCLK & BCLK	-	0.8	1.4	ns
Rise Time <sup>1</sup>	T <sub>r2</sub>	20pF load, 20% to 80% PCLK & BCLK	-	1.5	2.5	ns
Fall Time <sup>1</sup>	T <sub>f2</sub>	20pF load, 80% to 20% PCLK & BCLK	-	1.4	2.4	ns
Duty Cycle <sup>1</sup>	D <sub>t</sub>	20pF load @ VOUT=1.4V	45	50	55	%
Jitter, One Sigma <sup>1</sup>	T <sub>j1s1</sub>	PCLK & BCLK Clocks; Load=20pF, FOUT>25 MHz	-	50	150	ps
Jitter, Absolute <sup>1</sup>	T <sub>jabs1</sub>	PCLK & BCLK Clocks; Load=20pF, FOUT>25 MHz	-250	-	250	ps
Jitter, One Sigma <sup>1</sup>	T <sub>j1s2</sub>	REF CLK; Load=20pF	-	1	3	%
Jitter, Absolute <sup>1</sup>	T <sub>jabs2</sub>	REF CLK; Load=20pF	-5	2	5	%
Input Frequency <sup>1</sup>	F <sub>i</sub>		12.0	14.318	16.0	MHz
Logic Input Capacitance <sup>1</sup>	C <sub>IN</sub>	Logic input pins	-	5	-	pF
Crystal Oscillator Capacitance <sup>1</sup>	C <sub>INX</sub>	X1, X2 pins	-	18	-	pF
Power-on Time <sup>1</sup>	t <sub>on</sub>	From V <sub>DD</sub> =1.6V to 1 st crossing of 66.5 MHz V <sub>DD</sub> supply ramp < 40ms	-	2.5	4.5	ms
Frequency Settling Time <sup>1</sup>	t <sub>s</sub>	From 1st crossing of acquisition to < 1% settling	-	2.0	4.0	ms
Clock Skew Window <sup>1</sup>	T <sub>sk1</sub>	PCLK to PCLK; Load=20pF; @ 1.4V	-	150	250	ps
Clock Skew Window <sup>1</sup>	T <sub>sk2</sub>	BCLK to BCLK; Load=20pF; @ 1.4V	-	300	500	ps
Clock Skew Window <sup>1</sup>	T <sub>sk3</sub>	PCLK to BCLK; Load=20pF; @ 1.4V	-	400	600	ps

**Note 1:** Parameter is guaranteed by design and characterization. Not 100% tested in production.




## Electrical Characteristics at 5.0V

V<sub>DD</sub> = 4.5 – 5.5 V, T<sub>A</sub> = 0 – 70°C

DC Characteristics						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Low Voltage	V <sub>IL</sub>		-	-	0.8	V
Input High Voltage	V <sub>IH</sub>		2.4	-	-	V
Input Low Current	I <sub>IL</sub>	V <sub>IN</sub> =0V	-45	-15	-	µA
Input High Current	I <sub>IH</sub>	V <sub>IN</sub> =V <sub>DD</sub>	-5.0	-	5.0	µA
Output Low Current <sup>1</sup>	I <sub>OL</sub>	V <sub>OL</sub> =0.8V; for PCLKS & BCLKS	36.0	62.0	-	mA
Output High Current <sup>1</sup>	I <sub>OH</sub>	V <sub>OL</sub> =2.0V; for PCLKS & BCLKS	-	-152	-90.0	mA
Output Low Current <sup>1</sup>	I <sub>OL</sub>	V <sub>OL</sub> =0.8V; for REF CLKs	30.0	50.0	-	mA
Output High Current <sup>1</sup>	I <sub>OH</sub>	V <sub>OL</sub> =2.0V; for REF CLKs	-	-110.0	-65.0	mA
Output Low Voltage <sup>1</sup>	V <sub>OL</sub>	I <sub>OL</sub> =20mA; for PCLKS & BCLKS	-	0.25	0.4	V
Output High Voltage <sup>1</sup>	V <sub>OH</sub>	I <sub>OH</sub> =-70mA; for PCLKS & BCLKS	2.4	4.0	-	V
Output Low Voltage <sup>1</sup>	V <sub>OL</sub>	I <sub>OL</sub> =15mA; for REF CLKs	-	0.2	0.4	V
Output High Voltage <sup>1</sup>	V <sub>OH</sub>	I <sub>OH</sub> =-50mA; for REF CLKs	2.4	4.7	-	V
Supply Current	I <sub>DD</sub>	@66.5 MHz; all outputs unloaded	-	80.0	160.0	mA

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.




## Electrical Characteristics at 5.5V

V<sub>DD</sub> = 4.5 – 5.5 V, T<sub>A</sub> = 0 – 70°C

AC Characteristics						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Rise Time <sup>1</sup>	T <sub>r1</sub>	20pF load, 0.8 to 2.0V PCLK & BCLK	-	0.55	0.95	ns
Fall Time <sup>1</sup>	T <sub>f1</sub>	20pF load, 2.0 to 0.8V PCLK & BCLK	-	0.52	0.90	ns
Rise Time <sup>1</sup>	T <sub>r2</sub>	20pF load, 20% to 80% PCLK & BCLK	-	1.2	2.1	ns
Fall Time <sup>1</sup>	T <sub>f2</sub>	20pF load, 80% to 20% PCLK & BCLK	-	1.1	2.0	ns
Duty Cycle <sup>1</sup>	D <sub>t1</sub>	20pF load @ VOUT=1.4V	52	57	62	%
Duty Cycle <sup>1</sup>	D <sub>t2</sub>	20pF load @ VOUT=50%	45	50	55	%
Jitter, One Sigma <sup>1</sup>	T <sub>j1s1</sub>	PCLK & BCLK Clocks; Load=20pF, RS=33W FOUT>25 MHz	-	50	150	ps
Jitter, Absolute <sup>1</sup>	T <sub>jab1</sub>	PCLK & BCLK Clocks; Load=20pF, RS=33W FOUT>25 MHz	-250	-	250	ps
Jitter, One Sigma <sup>1</sup>	T <sub>j1s2</sub>	REF CLKs; Load=20pF RS=33W	-	1	3	%
Jitter, Absolute <sup>1</sup>	T <sub>jab2</sub>	REF CLKs; Load=20pF RS=33W	-5	2	5	%
Input Frequency <sup>1</sup>	F <sub>i</sub>		12.0	14.318	16.0	MHz
Logic Input Capacitance <sup>1</sup>	C <sub>IN</sub>	Logic input pins	-	5	-	pF
Crystal OscillatorCapacitance <sup>1</sup>	C <sub>INX</sub>	X1, X2 pins	-	18	-	pF
Power-on Time <sup>1</sup>	t <sub>on</sub>	From V <sub>DD</sub> =1.6V to 1 st crossing of 66.5 MHz V <sub>DD</sub> supply ramp < 40ms	-	2.5	4.5	ms
Frequency Settling Time <sup>1</sup>	t <sub>s</sub>	From 1st crossing of acquisition to < 1% settling	-	2.0	4.0	ms
Clock Skew Window <sup>1</sup>	T <sub>sk1</sub>	PCLK to PCLK; Load=20pF; @1.4V	-	150	250	ps
Clock Skew Window <sup>1</sup>	T <sub>sk2</sub>	BCLK to BCLK; Load=20pF; @1.4V	-	300	500	ps
Clock Skew Window <sup>1</sup>	T <sub>sk3</sub>	PCLK to BCLK; Load=20pF; @1.4V	-	400	600	ps

**Note 1:** Parameter is guaranteed by design and characterization. Not 100% tested in production.



## Ordering Information

**ICS9159M-13**

Example:

**ICS XXXX M-PPP**

Pattern Number(2 or 3 digit number for parts with ROM code patterns)

Package Type

M=SOIC, SOP

Device Type (consists of 3 or 4 digit numbers)

Prefix

ICS=Standard Device