

Frequency Generator for NexGen™ Nx586 Systems

General Description

The ICS9159-07 is a low-cost frequency generator designed specifically for NexGen Nx586 systems. The integrated buffer minimizes skew and provides the CPU clocks required by the NexGen Nx586 microprocessor. A 14.318 MHz XTAL oscil-lator provides the reference clock to generate standard Nx586 frequencies. The CPU clock makes gradual frequency transi-tions without violating the PLL timing of internal microproc-essor clock multipliers.

Either synchronous (2XCPU/3) or asynchronous (32 MHz) PCI bus operation can be selected. Green PC systems are supported through doze mode.


Features

- Three CPU clocks operate up to 65 MHz at 3.3V, plus smooth transitions
- Selection of nine frequencies, tristate
- Seven BUS clocks support sync or async bus operation
- Integrated buffer outputs drive up to 10pF loads
- 3.13 to 5.25V (3.3 \pm 5%, 5.0 \pm 5%) supply range
- 28-pin SOIC package
- Clock duty cycles 45/55

Applications

• Ideal for NexGen Nx586 PCI-based motherboard designs

Block Diagram




NexGen is a trademark of NexGen Corporation.

ICS9159-07



Pin Configuration



28-Pin SOIC

Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	X1	IN	XTAL or external reference frequency input. This input includes XTAL load capacitance and feedback bias for a 12 - 16 MHz XTAL. Normally, 14.318 MHz.
2	X2	OUT	XTAL output which includes XTAL load capacitance.
6,7, 9	CPU(0:2)	OUT	Processor clock outputs which are a multiple of the input reference frequency as shown in the table below.
3, 11, 23	GND	PWR	Device Ground.
4, 5, 14	FS(0:2)	IN	Frequency multiplier select pins. See table below. These inputs have internal pull-up devices.*
8, 26	VDD	PWR	Positive power supply.
10	OE	IN	Output Enable. All outputs tristate when low.**
12	DOZE#	IN	Reduces CPU clock frequency to 10 MHz when at a logic low level.*
13	BSEL#	IN	Synchronous and non-synchronous bus clock selector.* ASYNC=0, SYNC=1
15, 16, 18 19, 21, 22, 27	BCLK(0:6)	OUT	Bus clock outputs are fixed at 2 x3 the PCLK frequency.
20	VDDB	PWR	Power for BUS output buffers.
17	GNDB	PWR	This ground return path is brought on separately to permit separating the noise impulses from high output buffers from affecting sensitive internal circuitry.***
24	DISK	OUT	Fixed 24 MHz clock (with 14.318 MHz input).
25	KEYBD	OUT	Fixed 12 MHz clock (with 14.318 MHz input).
28	REF	OUT	REF is a buffered copy of the crystal oscillator or reference input clock, nominally 14.31818 MHz.

Internally pulled-up.

^{**} External pull-up resistor of 5 to 20 kW recommended due to dynamic coupling of adjacent CPU pins.

^{***} Ground for bus clock buffers.



Functionality

14.318 MHz Input, all frequencies in MHz.

OE	EGA	EC1	EGO	DZE	CDI (0.4)	BUS 0:6			
OE	FS2	FS1	FS0	DZE	CPU (0:2)	BSEL=1	BSEL=0		
1	0	0	0	1	65	43.3	32		
1	0	0	1	1	60	40	32		
1	0	1	0	1	55.5	37	32		
1	0	1	1	1	51	34	32		
1	1	0	0	1	46.5	31	32		
1	1	0	1	1	42	28	32		
1	1	1	0	1	37.5	25	32		
1	1	1	1	1	35	23.3	32		
1	X	X	X	0	10	6.6	32		
0	X	X	X	X	Tristate	Tristate	Tristate		

Actual CPU Frequencies

CPU Frequency (MHz)	Actual Frequency (MHz)
65	64.98
60	60.03
55.5	55.50
51	51.00
46.5	46.53
42	42.00
37.5	37.48
35	35.00
10	10.00
Tristate	Tristate

ICS9159-07



Absolute Maximum Ratings

Supply Voltage	7.0 V
Logic Inputs	GND -0.5 V to $V_{DD} + 0.5$ V
Ambient Operating Temperature	0°C to +70°C
Storage Temperature	65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics at 3.3V

 $V_{DD} = 3.0 - 3.7 \text{ V}, T_A = 0 - 70^{\circ} \text{ C}$ unless otherwise stated

DC Characteristics								
PARAMETER	SYMBOL	SYMBOL TEST CONDITIONS		TYP	MAX	UNITS		
Input Low Voltage	$V_{\rm IL}$		-	-	0.2V _{DD}	V		
Input High Voltage	$V_{ m IH}$		$0.7V_{DD}$	-	-	V		
Input Low Current	$I_{\rm IL}$	V _{IN} =0V	-	25.0	-5.0	μΑ		
Input High Current	I_{IH}	V _{IN} =V _{DD}	-5.0	-	5.0	μΑ		
Output Low Current ¹	IoL	V _{OL} =0.8V; for PCLKS & BCLKS	30.0	47.0	-	mA		
Output High Current ¹	Іон	V _{OL} =2.0V; for PCLKS & BCLKS	-	-66.0	-42.0	mA		
Output Low Current ¹	Iol	Vol=0.8V; for fixed CLKs	25.0	38.0	-	mA		
Output High Current 1	Іон	Vol=2.0V; for fixed CLKs	-	-47.0	-30.0	mA		
Output Low Voltage 1	Vol	IoL=15mA; for PCLKS & BCLKS	-	0.3	0.4	V		
Output High Voltage 1	Voh	IOH=-30mA; for PCLKS & BCLKS	2.4	2.8	-	V		
Output Low Voltage 1	Vol	IoL=12.5mA; for fixed CLKs	-	0.3	0.4	V		
Output High Voltage 1	Voh	I _{OH} =-20mA; for fixed CLKs	2.4	2.8	-	V		
Supply Current	Icc	CPU @65.0 MHz; BUS @ 43.3 MHz; all outputs unloaded	-	80.0	130.0	mA		

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.



Electrical Characteristics at 3.3V

 $V_{DD} = 3.1 - 3.7 \text{ V}, T_A = 0 - 70^{\circ} \text{ C}$

		AC Cha	racteristics				
PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Rise Time ¹		Trl	20pF load; 0.8 to 2.0V	-	0.9	1.5	ns
Fall Time ¹		T_{f1}	20pF load; 2.0 to 0.8V	-	0.8	1.4	ns
Rise Time ¹		T _{r2}	20pF load; 20% to 80%	-	1.5	2.5	ns
Fall Time ¹		T _{f2}	20pF load; 80% to 20%	-	1.4	2.4	ns
Duty Cycle ¹		Dt	20pF load; VOUT=1.4V	45	50	55	%
CDL((0.2)	Jitter ¹ Cycle-to-Cycle	Tjcc1	Load=10pF	-150	50	+150	ps
CPU(0:2)	Slew ¹	SR ₁	Load=10pF; 0.8 to 2.0V	1.0	1.6	Α	V/ns
DIIC(O.C)	Jitter 1Cycle-to-Cycle	Tjcc2	Load=10pF	-250	-	250	ps
BUS(0:6)	Slew ¹	SR ₂	Load=30pF; 0.8 to 2.0V	0.6	1.0	A	V/ns
Jitter, One Sigma ¹		Tjis	Fixed CLK; Load=20pF; Comp. to the period	-	1	3	%
Jitter, Absolute ¹		T_{jab}	Fixed CLK; Load=20pF; Comp. to the period	-	2	5	%
Input Frequency ¹		Fi	A	12.0	14.318	16.0	MHz
Logic Input Capacitance ¹		Cin	Logic input pins	-	5	-	pF
Crystal Oscillator Capacitan	nce ¹	CINX	X1, X2 pins	-	18	-	pF
Frequency Transition Time ¹		T _{a1}	Acquisition from 35 MHz to 65 MHz (first crossing) (and 65 to 35).	-	0.46	1.4	ms
Frequency Transition Time (to DOZE) ¹		Ta2	Acquisition from 10 MHz to 65 MHz (first crossing) (and 65 to 10)	-	0.76	2.3	ms
Frequency Settling Time ¹		t_{s}	From 1 st crossing of acquisition to <1% settling.	-	400	-	ms
	CPU to CPU	T _{SK1}		-250	-	+250	ps
	CPU to BUS(0:5)	Tsk2	CL=10pF VO=1.5V	-600	200	1000	
Skew ¹	CPU to BUS(6)	T _{SK3S}		-900	-400	110	
	BUS(0:5) to BUS(0:5)	Tsk4]	-500	-	+500	
	BUS(0:5) to BUS(6)	Tsk5	<u></u>	-1050	-550	250	

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.

ICS9159-07



Electrical Characteristics at 5.5V

 $V_{DD} = 4.5 - 5.5 \text{ V}, T_A = 0 - 70^{\circ} \text{ C}$

DC Characteristics								
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS		
Input Low Voltage	V _{IL}		-	-	0.8	V		
Input High Voltage	VIH		2.0	-	-	V		
Input Low Current	$I_{\rm IL}$	V _{IN} =0V	-45.0	-15.0	A	mA		
Input High Current	In	VIN=VDD, other logic inputs	-5.0	-	5.0	mA		
Input High Current Output Enable Pin ²	IIH(OE)	VIN=VDD, OE pin	-5.0	A	400.0	mA		
Output Low Current ¹	Iol	Vol=0.8V; for PCLKS & BCLKS	36.0	62.0	-	mA		
Output High Current ¹	Іон	V _{OL} =2.0V; for PCLKS & BCLKS	-	-152.0	-90.0	mA		
Output Low Current 1	IoL	VoL=0.8V; for fixed CLKs	30.0	50.0	-	mA		
Output High Current ¹	Іон	V _{OL} =2.0V; for fixed CLKs	-	-110.0	-65.0	mA		
Output Low Voltage ¹	Vol	I _{OL} =20mA; for PCLKS & BCLKS	-	0.25	0.4	V		
Output High Voltage ¹	Voh	I _{OH} =-70mA; for PCLKS & BCLKS	2.4	4.0	-	V		
Output Low Voltage ¹	Vol	I _{OL} =15mA; for fixed CLKs	-	0.2	0.4	V		
Output High Voltage ¹	Voh	I _{OH} =-50mA; for fixed CLKs	2.4	4.7	-	V		
Supply Current	Icc	CPU @65.0 MHz; BUS @ 43.3 MHz; all outputs unloaded	-	130.0	220.0	mA		

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.



Electrical Characteristics at 5.5V


 $V_{DD} = 4.5 - 5.5 \text{ V}, T_A = 0 - 70^{\circ} \text{ C}$

		AC Cha	racteristics				
PARAN	1ETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Rise Time ¹		Tr1	20pF load; 0.8 to 2.0V	-	0.55	0.95	ns
Fall Time ¹		T_{fl}	20pF load; 2.0 to 0.8V	-	0.52	0.90	ns
Rise Time ¹		T _{r2}	20pF load; 20% to 80%	-	1.2	2.1	ns
Fall Time ¹		T _{f2}	20pF load; 80% to 20%	-	1.1	2.0	ns
Duty Cycle ¹		Dt	20pF load; VOUT=1.4V	45	50	55	%
CPU(0:2)	Jitter ¹ Cycle-to-Cycle	Tjcc1	Load=10pF	-150	50	+150	ps
, ,	Slew ¹	SR ₁	Load=10pF; 0.8 to 2.0V	1.6	2.6	-	V/ns
BUS(0:6)	Jitter¹Cycle-to-Cycle	Tjcc2	Load=10pF	-250	-	250	ps
	Slew ¹	SR ₂	Load=30pF; 0.8 to 2.0V	1.0	1.6	-	V/ns
Jitter, One Sigma ¹		Tjis	Fixed CLK; Load=20pF; Comp. to the period	-	1	3	%
Jitter, Absolute ¹		Tjab	Fixed CLK; Load=20pF; Comp. to the period	-	2	5	%
Input Frequency ¹		Fi		12.0	14.318	16.0	MHz
Logic Input Capacitance ¹		CiN	Logic input pins	-	5	-	pF
Crystal Oscillator Capacit	ance ¹	CINX	X1, X2 pins	-	18	-	pF
Frequency Transition Time ¹		T _{a1}	Acquisition from 35 MHz to 65 MHz (first crossing) (and 65 to 35).	-	0.50	1.5	ms
Frequency Transition Time (to DOZE) ¹		T _{a2}	Acquisition from 10 MHz to 65 MHz (first crossing) (and 65 to 10)	-	0.78	2.4	ms
Frequency Settling Time ¹		ts	From 1 st crossing of acquisition to <1% settling.	-	400	-	ms
	CPU to CPU	Tskı		-250	-	+250	ps
	CPU to BUS(0:5)	Tsk2	1	-1600	-800	0	
Skew ¹	CPU to BUS(6)	Tsk3s	CL=10pF VO=1.5V	-1750	-1250	-750	
	BUS(0:5) to BUS(0:5)	T _{SK4}		-500	-	+500	
	BUS(0:5) to BUS(6)	Tsk5]	-900	-400	-100	

Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.




Typical Timing Diagram of Outputs Showing Skew Relationship



Clock Singles

Note that the skew is rising edge to rising edge. The CPU is runniing at VCO/2 and the BUS clock is runing at VCO/3 resulting in the output rising edges being coincident every 3rd pulse.





Ordering Information

ICS9159M-07

Example:

