# ILC705/706/707/708

Preliminary October 1999

# μPSupervisory Circuit

### **General Description**

The ILC705/ILC706/ILC707/ILC708 are low cost microprocessor supervisory circuits that monitor power supplies in microprocessor based systems. Circuit functions include a watchdog timer, microprocessor reset, power failure warning and a debounced manual reset input.

The ILC705 and ILC706 offer a watchdog timer function while the ILC707 and ILC708 have an active high reset output in addition to the active low reset output.

Supply voltage monitor levels of 4.65V and 4.4V are available. The ILC705/ILC707 have a nominal reset threshold level of 4.65V while the ILC706 and ILC708 have a 4.4V nominal reset threshold level. When the supply voltage drops below the respective reset threshold level, RESET is asserted.


#### **Features**

- 4.4V or 4.65V Precision Voltage Monitor
- 200 ms Reset Pulse Width
- Debounced TTL/CMOS Compatible Manual Reset Input
- Watchdog Timer with 1.6 sec Timeout (ILC705/ILC706)
- Voltage Monitor for Early Power Fail Warning or Low Battery Detect
- 8-Pin SOIC or DIP Package


## **Applications**

- Computers
- Controllers
- Critical Microprocessor Power Monitoring
- Intelligent Instruments
- Portable Equipment

## **Typical Circuit**



## Pin - Package Configurations



### Ordering Information

Part	Package	Temp. Range
ILC70_N	8-Lead PDIP	-40°C to +85°C
ILC70_M	8-Lead SOIC	-40°C to +85°C

# Preliminary October 1999

### **Absolute Maximum Ratings**

705\_8 tab 2

Parameter	Symbol	Ratings	Units
Torminal Valtage	V <sub>CC</sub>	-0.3 to 6.0	V
Terminal Voltage	All other inputs	-0.3 to (V <sub>CC</sub> + 0.3)	V
Input Current	V <sub>CC</sub> GND	25	mA
Output Current	All outputs	20	mA
Operating Temperature Range	T <sub>A</sub>	-40 to +85	°C
Storage Temperature Range		-65 to +150	°C
Lead Temperature (Soldering, 10 sec.)		300	°C
Power Dissipation	PDIP	475	mW
Power Dissipation	SOIC	400	mW

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Operating ranges define those limits between which the functionality of the device is guaranteed.

### **Electrical Characteristics**

 $V_{cc} = 4.75 \text{ V to } 5.5 \text{ V for ILC705/ILC707}, V_{cc} = 4.5 \text{ V to } 5.5 \text{ V for ILC706/ILC708}, T_{A} = Operating \text{ Temperature Range, unless otherwise noted.}$ 

Parameter	Conditions	Min	Тур	Max	Units
Operating Voltage Range, V <sub>CC</sub>	ILC70	1.4		5.5	V
Supply Current, I <sub>CC</sub>	ILC70			60	μA
Reset Voltage Threshold	ILC705, ILC707 ILC706, ILC708	4.5 4.25	4.65 4.4	4.75 4.5	V
Reset Threshold Hysteresis			40		mV
Reset Pulse Width, t <sub>RS</sub>		140	200	280	ms
RESET Output Voltage	$I_{Source}$ = 800 μA $I_{Sink}$ = 3.2 mA $I_{Sink}$ = 50 μA, $V_{CC}$ = 1.4 V	V <sub>CC</sub> – 1.5 V		0.4 0.3	V
RESET Output Voltage	$I_{Source} = 800 \mu A$ $I_{Sink} = 1.2 \text{ mA}$	V <sub>CC</sub> – 1.5 V		0.4	V
Watchdog Timeout Period, t <sub>WD</sub>		1.0	1.6	2.25	sec
WDI Minimum Input Pulse, t <sub>WP</sub>	$V_{IL}$ = 0.4 V, $V_{IH}$ = 80% of $V_{CC}$	50			ns
WDI Threshold Voltage	$V_{IH}$ , $V_{CC} = 5 V$ $V_{IL}$ , $V_{CC} = 5 V$	3.5		0.8	V
WDI Input Current	WDI = 0 V WDI = V <sub>CC</sub>	-150	-50 50	150	μΑ
WDO Output Voltage	I <sub>Source</sub> 800 μA I <sub>Sink</sub> = 1.2 mA	V <sub>CC</sub> – 1.5 V		0.4	V
MR Pull-Up Current	MR = 0 V	100	250	600	μA
MR Pulse Width, t <sub>MR</sub>		150			ns
MR Input Threshold	V <sub>IL</sub> V <sub>IH</sub>	2.0		0.8	V
MR to Reset Output Delay, t <sub>MD</sub>				250	ns
PFI Input Threshold	VCC = 5 V	1.2	1.25	1.3	V
PFI Input Current		-25	0.01	25	nA
PFO Output Voltage	$I_{Sink} = 3.2mA$ $V_{CC} = 5V$ , $I_{Source} = 800 \mu A$	V <sub>CC</sub> - 1.5 V		0.4	705 8 tah 3

## **Pin Functions**

	Pin Number			
Pin Name	ILC705 ILC706	ILC707 ILC708	·	
MR	1	1	Manual reset input. MR forces RESET to assert when pulled below 0.8V. An internal pull-up current of 250 mA on this input forces it high when left floating. This input can also be driven from TTL or CMOS logic.	
$V_{CC}$	2	2	Power supply input, 5 V.	
GND	3	3	Ground pin, 0 V reference.	
PFI	4	4	Power fail input. Internally connected to the power fail comparator which is referenced to 1.25 V. The power fail output (PFO) remains high if PFI is above 1.25 V. PFI should be connected to GND or V <sub>OUT</sub> if the power fail comparator is not used.	
PFO	5	5	Power fail output. The power fail comparator is independent of all other functions on this device.	
WDI	6	N/A	Watchdog input. The WDI input monitors microprocessor activity, an internal watchdog timer resets itself with each transition on the watchdog input. If the WDI pin is held high or low for longer than the watchdog timeout period, WDO is forced to active low. The watchdog function can be disabled by floating the WDI pin.	
N/C	N/A	6	No Connect.	
RESET	7	7	RESET output. RESET is asserted if either V <sub>CC</sub> goes below the reset threshold or by a low signal on the manual reset input (MR). RESET remains asserted for one reset timeout period (200 ms) after V <sub>CC</sub> exceeds the reset threshold or after the manual reset pin transitions from low to high. The watchdog timer will not assert RESET unless WDO is connected to MR.	
WDO	8	N/A	Watchdog timer output. The watchdog timer resets itself with each transition on the watchdog input. If the WDI pin is held high or low for longer than the watchdog timeout period, WDO is forced low. WDO will also be forced low if $V_{CC}$ is below the reset threshold and will remain low until $V_{CC}$ returns to a valid level.	
RESET	N/A	8	RESET output. RESET is the compliment of RESET and is asserted if either V <sub>CC</sub> goes below the reset threshold or by a low signal on the manual reset input (MR). RESET is suitable for microprocessors systems that use an active high reset.	

### **Circuit Description**

#### **Microprocessor Reset**

The RESET pin is asserted whenever  $V_{CC}$  falls below the reset threshold voltage or when  $\overline{MR}$  goes low. The reset pin remains asserted for a period of 200 ms after  $V_{CC}$  has risen above the reset threshold voltage and MR goes high. The reset function ensures the microprocessor is properly reset and powers up into a known condition after a power failure. RESET will remain valid with  $V_{CC}$  as low as 1.4 V.




Figure: Reset Timing Diagram

#### **Watchdog Timer**

The microprocessor can be monitored by connecting the WDI pin (watchdog input) to a bus line or I/O line. If a transition does not occur on the WDI pin within the watchdog timeout period, then WDO will go low. A minimum pulse of 50 ns or any transition low-to-high or high-to-low on the WDI pin will reset the watchdog timer. The output of the watchdog timer (WDO) will remain high if WDI sees a valid transition within the watchdog timeout period or if WDI is left floating. If  $\rm V_{CC}$  falls below the reset threshold voltage then WDO goes low immediately regardless of WDI. If WDI is left floating, then WDO can be used as a low line indicator.

### **Manual Reset**

The manual-reset input (MR) allows reset to be triggered by a pushbutton switch which is debounced by the 140 ms minimum reset pulse width. MR can be driven by external TTL/CMOS compatible logic. By connecting WDO to MR a watchdog timeout will generate a reset pulse in the ILC705/ILC706.

### **Power Fail Warning**

An additional comparator which is independent of other functions on the ILC705/706/707/708 is provided for early warning of power failure. An external voltage divider can be used to compare unregulated DC to an internal 1.25 V reference. The voltage divider ratio on the input of the power fail comparator (PFI) can be chosen so as to trip the power fail

comparator a few milliseconds before VCC falls below the maximum reset threshold voltage. The output of the power fail comparator (PFO) can be used to interrupt the microprocessor when used in this mode and execute shutdown procedures prior to power loss.





Figure: Power Fail Comparator


#### **Alternate Source Cross Reference Guide**


Industry P/N	ILC Direct Replacement
MAX705CPA	ILC705N
MAX705CSA	ILC705M
MAX705EPA	ILC705N
MAX705ESA	ILC705M
ADM705AN	ILC705N
DS1705	ILC705
MAX706CPA	ILC706N
MAX706CSA	ILC706M
MAX706EPA	ILC706N
MAX706C/D	ILC706D
ADM706AN	ILC706N
DS1706	ILC706
MAX707CPA	ILC707N
MAX707CSA	ILC707M
MAX707EPA	ILC707N
MAX707ESA	ILC707M
MAX707C/D	ILC707D
ADM707AN	ILC707N
DS1707	ILC707
MAX708CPA	ILC708N
MAX708CSA	ILC708M
MAX708EPA	ILC708N
MAX708ESA	ILC708M
MAX708C/D	ILC708D
ADM708AN	ILC708N
DS1708	ILC708

### **Packaging Information**

M Package, 8-Pin Small-Outline










705\_8 fig 5

#### N Package, 8-Pin Plastic Dual In-Line







705\_8 fig 6

Devices sold by Impala Linear Corporation are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Impala Linear Corporation makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Impala Linear Corporation makes no warranty of merchantability or fitness for my purpose. Impala Linear Corporation reserves the right to discontinue production and change specifications and prices at any time and

This product is intended for use in normal commercial applications. Applications requiring an extended temperature range, unusual environmental requirements, or high reliability applications, such as military and aerospace, are specifically not recommended without additional processing by Impala Linear Corporation.

Impala Linear Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Impala Linear Corporation product. No other circuits, patents, licenses are implied.

#### Life Support Policy

Impala Linear Corporation's products are not authorized for use as critical components in life support devices or

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labelling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.