

64K x 16 HIGH-SPEED CMOS STATIC RAM

PRELIMINARY INFORMATION
APRIL 2003

FEATURES

- High-speed access time: 20 ns, 25ns
- CMOS low power operation:
38 mW (typical) operating
10 μ W (typical) standby
- TTL compatible interface levels
- Single power supply:
2.6V (-5%/+10%) (20ns)
2.5V (-5%/+10%) (25ns)
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Automotive temperature available

DESCRIPTION


The *ISSI* IS64LV6416AL is a high-speed, 1,048,576-bit static RAM organized as 65,536 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 20ns with low power consumption.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.



Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (LB) access.

The IS64LV6416AL is packaged in the JEDEC standard 44-pin TSOP-II, and 48-pin mini BGA (6mm x 8mm).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. *ISSI* reserves the right to make changes to this specification and its products at any time without notice. *ISSI* assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PIN CONFIGURATIONS**48-Pin mini BGA (6mm x 8mm)****44-Pin TSOP****PIN DESCRIPTIONS**

A0-A15	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
OE	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground

TRUTH TABLE

Mode	<u>WE</u>	<u>CE</u>	<u>OE</u>	<u>LB</u>	<u>UB</u>	I/O PIN		
						I/O0-I/O7	I/O8-I/O15	V _{DD} Current
Not Selected	X	H	X	X	X	High-Z	High-Z	I _{SB1} , I _{SB2}
Output Disabled	H	L	H	X	X	High-Z	High-Z	I _{CC}
	X	L	X	H	H	High-Z	High-Z	
Read	H	L	L	L	H	D _{OUT}	High-Z	I _{CC}
	H	L	L	H	L	High-Z	D _{OUT}	
	H	L	L	L	L	D _{OUT}	D _{OUT}	
Write	L	L	X	L	H	D _{IN}	High-Z	I _{CC}
	L	L	X	H	L	High-Z	D _{IN}	
	L	L	X	L	L	D _{IN}	D _{IN}	

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to V _{DD} +0.5	V
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.5	W
V _{DD}	V _{DD} Related to GND	-0.2 to +3.9	V

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE (V_{DD})

Option	Ambient Temperature	V _{DD} (20ns)	V _{DD} (25ns)
A1	-40°C to +85°C	2.6V -5%/+10%	2.5V -5%/+10%
A2	-40°C to +105°C	2.6V -5%/+10%	2.5V -5%/+10%
A3	-40°C to +125°C	2.6V -5%/+10%	2.5V -5%/+10%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{DD} = Min., I _{OH} = -1.0 mA	2.2	—	V
V _{OL}	Output LOW Voltage	V _{DD} = Min., I _{OL} = 1.0 mA	—	0.4	V
V _{IH}	Input HIGH Voltage		1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage ⁽¹⁾		-0.3	0.7	V
I _{IL}	Input Leakage	GND ≤ V _{IN} ≤ V _{DD}	-1	1	µA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{DD} , Outputs Disabled	-1	1	µA

Notes:

1. V_{IL} (min.) = -2.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	Options	-20 ns		-25 ns		Unit
				Min.	Max.	Min.	Max.	
I _{CC}	V _{DD} Dynamic Operating Supply Current	V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX}	A1	—	25	—	25	mA
			A2	—	30	—	25	
			A3	—	35	—	30	
			typ ⁽²⁾	—	15	—	12	
I _{CC1}	Operating Supply Current	V _{DD} = Max., I _{OUT} = 0 mA, f = 0	A1	—	5	—	5	mA
			A2	—	5	—	5	
			A3	—	10	—	10	
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{DD} = Max., V _{IN} = V _{IH} or V _{IL} , $\overline{CE} \geq V_{IH}$, f = 0	A1	—	2	—	2	mA
			A2	—	3	—	3	
			A3	—	4	—	4	
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{DD} = Max., $\overline{CE} \geq V_{DD} - 0.2V$, V _{IN} ≥ V _{DD} - 0.2V, or V _{IN} ≤ 0.2V, f = 0	A1	—	20	—	20	uA
			A2	—	20	—	20	
			A3	—	25	—	25	
			typ ⁽²⁾	—	4	—	4	

Note:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
 2. Typical values are measured at V_{DD}=2.5V, T_A=25°C. Not 100% tested.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Input/Output Capacitance	V _{OUT} = 0V	8	pF

Note:

1. Tested initially and after any design or process changes that may affect these parameters.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 2.5V
Input Rise and Fall Times	1.5ns
Input and Output Timing and Reference Level (V_{Ref})	1.25V
Output Load	See Figures 1a and 1b

AC TEST LOADS





Figure 1a.

Figure 1b.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-20 ns		-25 ns		Unit
		Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	20	—	25	—	ns
t _{AA}	Address Access Time	—	20	—	25	ns
t _{OH}	Output Hold Time	3	—	3	—	ns
t _{ACE}	\overline{CE} Access Time	—	20	—	25	ns
t _{DOE}	\overline{OE} Access Time	—	8	—	10	ns
t _{HZOE} ⁽²⁾	\overline{OE} to High-Z Output	0	8	0	10	ns
t _{LZOE} ⁽²⁾	\overline{OE} to Low-Z Output	0	—	0	—	ns
t _{HZCE} ⁽²⁾	\overline{CE} to High-Z Output	0	8	0	10	ns
t _{LZCE} ⁽²⁾	\overline{CE} to Low-Z Output	3	—	3	—	ns
t _{BA}	\overline{LB} , \overline{UB} Access Time	—	8	—	10	ns
t _{HZB}	\overline{LB} , \overline{UB} to High-Z Output	0	8	0	10	ns
t _{LZB}	\overline{LB} , \overline{UB} to Low-Z Output	0	—	0	—	ns

Notes:

- Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0 to 2.50V and output loading specified in Figure 1a.
- Tested with the load in Figure 1b. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
- Not 100% tested.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CS} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)READ CYCLE NO. 2^(1,3)**Notes:**


1. \overline{WE} is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , \overline{CE} , \overline{UB} , or $\overline{LB} = V_{IL}$.
3. Address is valid prior to or coincident with \overline{CE} LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)


Symbol	Parameter	-20 ns		-25 ns		Unit
		Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	20	—	25	—	ns
t _{SCE}	\overline{CE} to Write End	12	—	15	—	ns
t _{AW}	Address Setup Time to Write End	12	—	15	—	ns
t _{HA}	Address Hold from Write End	0	—	0	—	ns
t _{SA}	Address Setup Time	0	—	0	—	ns
t _{PWB}	\overline{LB} , \overline{UB} Valid to End of Write	12	—	15	—	ns
t _{PWE1}	\overline{WE} Pulse Width ($OE = HIGH$)	12	—	15	—	ns
t _{PWE2}	\overline{WE} Pulse Width ($OE = LOW$)	17	—	19	—	ns
t _{SD}	Data Setup to Write End	9	—	11	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	ns
t _{HZWE⁽³⁾}	\overline{WE} LOW to High-Z Output	—	9	—	11	ns
t _{LZWE⁽³⁾}	\overline{WE} HIGH to Low-Z Output	3	—	5	—	ns

Notes:

1. Test conditions for IS64LV6416AL assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0 to 2.5V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{UB} or \overline{LB} , and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

WRITE CYCLE NO. 1^(1,2) (CE Controlled, OE = HIGH or LOW)

WRITE CYCLE NO. 2⁽¹⁾ (\overline{WE} Controlled, \overline{OE} = HIGH during Write Cycle)**WRITE CYCLE NO. 3** (\overline{WE} Controlled: \overline{OE} is LOW During Write Cycle)

WRITE CYCLE NO. 4 ($\overline{\text{LB}}$, $\overline{\text{UB}}$ Controlled, Back-to-Back Write)^(1,3)**Notes:**


1. The internal Write time is defined by the overlap of $\overline{\text{CE}} = \text{LOW}$, $\overline{\text{UB}}$ and/or $\overline{\text{LB}} = \text{LOW}$, and $\overline{\text{WE}} = \text{LOW}$. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The t_{SA} , t_{HA} , t_{SD} , and t_{HD} timing is referenced to the rising or falling edge of the signal that terminates the Write.
2. Tested with $\overline{\text{OE}}$ HIGH for a minimum of 4 ns before $\overline{\text{WE}} = \text{LOW}$ to place the I/O in a HIGH-Z state.
3. $\overline{\text{WE}}$ may be held LOW across many address cycles and the $\overline{\text{LB}}$, $\overline{\text{UB}}$ pins can be used to control the Write function.

DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Operations	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	V _{DD} for Data Retention	See Data Retention Waveform		1.2	—	3.6	V
I _{DR}	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \geq V_{DD} - 0.2V$	A1	—	4	20	μA
			A2	—	4	20	μA
			A3	—	4	25	μA
t _{SDR}	Data Retention Setup Time	See Data Retention Waveform		0	—	—	ns
t _{RDR}	Recovery Time	See Data Retention Waveform	t _{RC}	—	—	—	ns

Note:

1. Typical values are measured at $V_{DD} = 2.5V, T_A = 25^\circ C$. Not 100% tested.

DATA RETENTION WAVEFORM (\overline{CE} Controlled)

ORDERING INFORMATION**Temperature Range (A1): -40°C to +85°C**

Speed(ns)	Order Part No.	Package
20	IS64LV6416AL-20TA1	Plastic TSOP
20	IS64LV6416AL-20BA1	mini BGA (6mm x 8mm)
25	IS64LV6416AL-25TA1	Plastic TSOP
25	IS64LV6416AL-25BA1	mini BGA (6mm x 8mm)

Temperature Range (A2): -40°C to +105°C

Speed(ns)	Order Part No.	Package
20	IS64LV6416AL-20TA2	Plastic TSOP
20	IS64LV6416AL-20BA2	mini BGA (6mm x 8mm)
25	IS64LV6416AL-25TA2	Plastic TSOP
25	IS64LV6416AL-25BA2	mini BGA (6mm x 8mm)

Temperature Range (A3): -40°C to +125°C


Speed(ns)	Order Part No.	Package
20	IS64LV6416AL-20TA3	Plastic TSOP
20	IS64LV6416AL-20BA3	mini BGA (6mm x 8mm)
25	IS64LV6416AL-25TA3	Plastic TSOP
25	IS64LV6416AL-25BA3	mini BGA (6mm x 8mm)

PACKAGING INFORMATION

ISSI®

Plastic TSOP

Package Code: T (Type II)



Notes:

- Controlling dimension: millimeters, unless otherwise specified.
- BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.


Plastic TSOP (T - Type II)												
Symbol	Millimeters		Inches		Millimeters		Inches		Millimeters		Inches	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Ref. Std.												
No. Leads (N)	32			44			50					
A	—	1.20	—	0.047	—	1.20	—	0.047	—	1.20	—	0.047
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006
b	0.30	0.52	0.012	0.020	0.30	0.45	0.012	0.018	0.30	0.45	0.012	0.018
C	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008
D	20.82	21.08	0.820	0.830	18.31	18.52	0.721	0.729	20.82	21.08	0.820	0.830
E1	10.03	10.29	0.391	0.400	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
E	11.56	11.96	0.451	0.466	11.56	11.96	0.455	0.471	11.56	11.96	0.455	0.471
e	1.27	BSC	0.050	BSC	0.80	BSC	0.032	BSC	0.80	BSC	0.031	BSC
L	0.40	0.60	0.016	0.024	0.41	0.60	0.016	0.024	0.40	0.60	0.016	0.024
ZD	0.95	REF.	0.037	REF.	0.81	REF.	0.032	REF.	0.88	REF.	0.035	REF
alpha	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION

ISSI®

Mini Ball Grid Array Package Code: B (48-pin)



mBGA - 6mm x 8mm

MILLIMETERS				INCHES		
Sym.	Min.	Typ.	Max.	Min.	Typ.	Max.
NO. Leads	48					
A	—	—	1.20	—	—	0.047
A1	0.24	—	0.30	0.009	—	0.012
A2	0.60	—	—	0.024	—	—
D	7.90	—	8.10	0.311	—	0.319
D1	5.25 BSC			0.207 BSC		
E	5.90	—	6.10	0.232	—	0.240
E1	3.75 BSC			0.148 BSC		
e	0.75 BSC			0.030 BSC		
b	0.30	0.35	0.40	0.012	0.014	0.016

mBGA - 8mm x 10mm

MILLIMETER						INCHES		
Sym.	Min.	Typ.	Max.	Min.	Typ.	Max.		
NO. Leads	48							
A	—	—	1.20	—	—	0.047		
A1	0.24	—	0.30	0.009	—	0.012		
A2	0.60	—	—	0.024	—	—		
D	9.90	—	10.10	0.390	—	0.398		
D1	5.25 BSC			0.207 BSC				
E	7.90	—	8.10	0.311	—	0.319		
E1	3.75 BSC			0.148 BSC				
e	0.75 BSC			0.030 BSC				
b	0.30	0.35	0.40	0.012	0.014	0.016		

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774

Rev. D
01/15/03