

# 64K x 16 HIGH-SPEED CMOS STATIC RAM

#### PRELIMINARY INFORMATION SEPTEMBER 2002

#### **FEATURES**

- High-speed access time: 15 ns, 20 ns
- CMOS low power operation: 100 mW (typical) operating 250 µW (typical) standby
- TTL compatible interface levels
- 2.5-2.8V power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- · Data control for upper and lower bytes
- Automotive temperature available

#### DESCRIPTION


The *ISSI* IS61VV6416 is a high-speed, 1,048,576-bit static RAM organized as 65,536 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 15 ns with low power consumption.

When  $\overline{\text{CE}}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs,  $\overline{CE}$  and  $\overline{OE}$ . The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $\overline{UB}$ ) and Lower Byte ( $\overline{LB}$ ) access.

The IS61VV6416 is packaged in the JEDEC standard 44-pin TSOP and 48-pin mini BGA (6mm x 8mm).


#### **FUNCTIONAL BLOCK DIAGRAM**




Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



# PIN CONFIGURATIONS 44-Pin TSOP



# 48-Pin mini BGA (6mm x 8mm)



## PIN DESCRIPTIONS

A0-A15	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



#### TRUTH TABLE

					I/O PIN			
Mode	WE	CE	ŌĒ	<u>LΒ</u>	<del>UB</del>	1/00-1/07	1/08-1/015	Vdd Current
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Х	Х	High-Z	High-Z	Icc
•	Χ	L	Χ	Н	Н	High-Z	High-Z	
Read	Н	L	L	L	Н	<b>D</b> оит	High-Z	Icc
	Н	L	L	Н	L	High-Z	Dout	
	Н	L	L	L	L	Dout	<b>D</b> out	
Write	L	L	Х	L	Н	Din	High-Z	Icc
	L	L	Χ	Н	L	High-Z	DIN	
	L	L	Χ	L	L	DIN	DIN	

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to V <sub>DD</sub> +0.5	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.5	W	
Іоит	DC Output Current (LOW)	20	mA	

#### Note:

## **OPERATING RANGE**

Range	Ambient Temperature	V <sub>DD</sub>	
Automotive	-40°C to +125°C	2.5 –2.8V	

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	<b>Test Conditions</b>	Min.	Max.	Unit
Vон	Output HIGH Voltage	IoH = -1.0  mA	2.2	_	V
Vol	Output LOW Voltage	IoL = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		1.7	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.7	V
ILI	Input Leakage	GND ≤ VIN ≤ VDD	-2	2	μA
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-2	2	μA

#### Notes

1.  $V_{IL}$  (min.) = -2.0V for pulse width less than 10 ns.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
reliability.



## POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

			-1:	5 ns	-20	0 ns	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Icc	Vdd Dynamic Operating Supply Current	$V_{DD} = Max.$ , $I_{OUT} = 0 \text{ mA}$ , $f = f_{MAX}$	_	70	_	60	mA
ISB1	TTL Standby Current (TTL Inputs)	$V_{DD} = Max.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}, \ \overline{CE} \ge V_{IH}, \ f = 0$	_	10	_	10	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\begin{split} & \frac{V_{DD} = Max.,}{CE} \geq V_{DD} - 0.2V,\\ & V_{IN} \geq V_{DD} - 0.2V, \text{ or } V_{IN} \leq 0.2V,  f = 0 \end{split}$	_	4.0	_	4.0	mA

#### Note:

## CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

#### Note:

# READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-15 ns			-20 ns		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
trc	Read Cycle Time	15	_	20	_	ns	
<b>t</b> AA	Address Access Time	_	15	_	20	ns	
tона	Output Hold Time	3	_	3	_	ns	
<b>t</b> ACE	CE Access Time	_	15	_	20	ns	
<b>t</b> DOE	OE Access Time	_	7	_	8	ns	
thzoe(2)	OE to High-Z Output	0	6	0	8	ns	
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	ns	
tHZCE <sup>(2</sup>	CE to High-Z Output	0	6	0	8	ns	
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	3	_	ns	
<b>t</b> BA	LB, UB Access Time	_	7	_	8	ns	
<b>t</b> HZB	LB, UB to High-Z Output	0	6	0	8	ns	
<b>t</b> LZB	LB, UB to Low-Z Output	0	_	0	_	ns	

#### Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.25V, input pulse levels of 0 to 2.5V and output loading specified in Figure 1a.
- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

<sup>1.</sup> At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.


<sup>1.</sup> Tested initially and after any design or process changes that may affect these parameters.



# **AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 2.5V
Input Rise and Fall Times	1.5 ns
Input and Output Timing	1.25V
and Reference Level	
Output Load	See Figures 1a and 1b

# **AC TEST LOADS**







Figure 1a. Figure 1b.




## **AC WAVEFORMS**

**READ CYCLE NO. 1**(1,2) (Address Controlled) ( $\overline{CS} = \overline{OE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ )



## READ CYCLE NO. 2(1,3)



#### **Notes**

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{UB}$ , or  $\overline{LB}$  = V<sub>IL</sub>.
- 3. Address is valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.



# WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-1:	5 ns	-20	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	15	_	20	_	ns
<b>t</b> sce	CE to Write End	10	_	12	_	ns
taw	Address Setup Time to Write End	10	_	12	_	ns
<b>t</b> HA	Address Hold from Write End	0	_	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	ns
<b>t</b> PWB	LB, UB Valid to End of Write	10	_	12	_	ns
<b>t</b> PWE	WE Pulse Width	10	_	12	_	ns
tsp	Data Setup to Write End	7	_	9	_	ns
thd	Data Hold from Write End	0	_	0	_	ns
tHZWE <sup>(2)</sup>	WE LOW to High-Z Output	_	7	_	9	ns
tLZWE <sup>(2)</sup>	WE HIGH to Low-Z Output	3	_	3	_	ns


#### Notes:

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.25V, input pulse levels of 0 to 2.5V and output loading specified in Figure 1a.

Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



# AC WAVEFORMS WRITE CYCLE NO. 1 (WE Controlled)(1,2)



#### Notes:

- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs and at least one of the  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  inputs being in the LOW state.
- 2. WRITE =  $(\overline{CE})$  [  $(\overline{LB})$  =  $(\overline{UB})$  ]  $(\overline{WE})$ .



## **ORDERING INFORMATION**

Automotive Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package	
20	IS61VV6416-20BA	mini BGA (6mm x 8mm)	
20	IS61VV6416-20TA	Plastic TSOP	
15	IS61VV6416-15BA	mini BGA (6mm x 8mm)	
15	IS61VV6416-15TA	Plastic TSOP	